TWI735522B - 混合式階梯蝕刻 - Google Patents

混合式階梯蝕刻 Download PDF

Info

Publication number
TWI735522B
TWI735522B TW106102765A TW106102765A TWI735522B TW I735522 B TWI735522 B TW I735522B TW 106102765 A TW106102765 A TW 106102765A TW 106102765 A TW106102765 A TW 106102765A TW I735522 B TWI735522 B TW I735522B
Authority
TW
Taiwan
Prior art keywords
mask
substrate
forming
hard mask
patent application
Prior art date
Application number
TW106102765A
Other languages
English (en)
Other versions
TW201735158A (zh
Inventor
華 相
仁德 裵
聲振 姜
策 秦
謙 符
葉子 山口
Original Assignee
美商蘭姆研究公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 美商蘭姆研究公司 filed Critical 美商蘭姆研究公司
Publication of TW201735158A publication Critical patent/TW201735158A/zh
Application granted granted Critical
Publication of TWI735522B publication Critical patent/TWI735522B/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
    • H01L21/02315—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31127—Etching organic layers
    • H01L21/31133—Etching organic layers by chemical means
    • H01L21/31138—Etching organic layers by chemical means by dry-etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Inorganic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • Drying Of Semiconductors (AREA)
  • Semiconductor Memories (AREA)

Abstract

提供用以在基板中形成階梯結構的方法，其中基板具有有機遮罩，方法包含至少一循環，其中各循環包含下列步驟：a) 在有機遮罩上方沉積硬遮罩；b) 修整有機遮罩；c) 蝕刻基板；d) 修整有機遮罩，其中在蝕刻基板之步驟與修整有機遮罩之步驟之間無沉積硬遮罩之步驟；e)蝕刻基板；並且f) 重複執行步驟a-e複數次，而形成階梯結構。

Description

混合式階梯蝕刻
本發明係關於半導體裝置的形成。更具體而言，本發明係關於階梯半導體裝置的形成。
在半導體晶圓處理期間，有時需要階梯特徵部。例如，在3D快閃記憶體裝置中，複數單元(cells)以連鎖的型式(chain format)堆疊在一起以節省空間並提高堆積密度。階梯結構允許與每一閘極層的電氣接觸。
由Fu 等人於2013年9月17日提申的美國專利案US 8,535,549揭露在形成階梯結構時沉積硬遮罩於有機遮罩上方，該案為所有目的併入作為參考資料。
為達到先前所述以及根據本發明之目的，提供用以在基板中形成階梯結構的方法，其中該基板具有一有機遮罩，該方法包含至少一循環，其中各該循環包含下列步驟：a) 在該有機遮罩上方沉積一硬遮罩；b) 修整該有機遮罩；c) 蝕刻該基板；d) 修整該有機遮罩，其中在蝕刻該基板之步驟與修整該有機遮罩之步驟之間無沉積硬遮罩之步驟；e)蝕刻該基板；並且f) 重複執行步驟a-e複數次，而形成該階梯結構。
在另一表現(manifestation)中，提供用以從包含複數層的記憶體疊層形成三維度記憶體結構的方法，其中各該層包含至少兩子層且其中一有機遮罩位於該記憶體疊層上。a) 在該有機遮罩之頂部上方沉積一硬遮罩。b) 修整該有機遮罩。c) 蝕刻該記憶體疊層，使得該記憶體疊層之未被該有機遮罩遮蓋的部分被蝕刻。d) 修整該有機遮罩，其中在步驟c與d之間無沉積硬遮罩之步驟。e) 蝕刻該記憶體疊層。f)重複執行步驟a-e複數次，而形成該三維度記憶體結構。
在另一表現(manifestation)中，提供用以在電漿處理腔室中之基板中形成階梯結構的方法，其中該基板具有一有機遮罩。提供至少一循環，其中該至少一循環包含一保護蝕刻階段及一未保護蝕刻階段。
於下列本發明的細節描述中，將結合附圖而詳細說明本發明之該等與其他特徵。
現將參照如附圖所繪示之若干較佳實施例而詳細說明本發明。為提供對本發明之全面性了解，下列敘述中將闡述許多具體的細節。然而很明顯地，對於該技術領域中具有通常知識者而言，本發明毋需一些或全部該等細節即可實施。另外，為了避免不必要地混淆本發明，熟知的製程步驟及/或結構將不再贅述。
為促進理解，圖1為可用於本發明之實施例中之在基板中形成階梯結構的處理的高階流程圖。在基板上形成有機遮罩(步驟104)。在有機遮罩上沉積硬遮罩(步驟108)。修整硬遮罩(步驟112)。修整有機遮罩(步驟116)。蝕刻階梯(步驟120)。週期性地重複執行修整有機遮罩(步驟116)及蝕刻階梯(步驟120)至少一次。若階梯之蝕刻未完成(步驟128)，則進行處理以沉積硬遮罩(步驟108)。否則，完成處理並可執行其他步驟。
在本發明之實施例的範例中，蝕刻階梯記憶體陣列。在此種記憶體陣列中，在晶圓上形成記憶體疊層。圖2A為形成在晶圓208上的複數層的記憶體疊層204的剖面圖。在此實施例中，複數記憶體疊層中的各個記憶體疊層係由一層矽氧化物(SiO2 )216位於一層矽氮化物(SiN)212之頂部上方的雙層所形成，而形成ONON基板。在記憶體疊層204上形成有機遮罩220(步驟104)。有機遮罩可為使用旋塗處理及光微影圖案化形成的光阻劑遮罩。在替代例中，有機遮罩可為以旋塗或以其他方式塗佈(未使用光微影圖案化)的有機層。
晶圓208可放置在處理工具中以執行後續步驟。圖3圖解可用於本發明之實施例中的處理工具。圖3為電漿處理系統300的一示意圖，其包括電漿處理工具301。電漿處理工具301係一電感耦合式電漿蝕刻工具且其包括電漿反應器302，而在電漿反應器302中具有電漿處理腔室304。變壓器耦合式功率(TCP)控制器350以及偏壓功率控制器355分別地控制TCP功率供應器351以及偏壓功率供應器356，俾影響在電漿腔室304中所生成之電漿324。
TCP功率控制器350為TCP功率供應器351設定一設定值，而TCP功率供應器351係配置以將13.56MHz的射頻訊號(透過TCP匹配網路352調諧)，供應到TCP線圈353 (位在靠近電漿腔室304之處)。設置RF透明窗354以將TCP線圈353與電漿腔室304隔開，但允許能量從TCP線圈353傳遞到電漿腔室304。
偏壓功率控制器355為偏壓功率供應器356設定一設定值，而偏壓功率供應器356係配置以將RF訊號(透過偏壓匹配網路357調諧)，供應到卡盤電極308(位在電漿腔室304之中)，俾在電極308之上方產生直流(DC)偏壓，而電極308適於接收被處理的晶圓200(例如半導體晶圓工件)。
氣體供應機制或氣體來源310包括氣體(或複數氣體)的來源(或複數來源)316，其透過氣體分歧管317而附接，以將該製程所需的適當化學品供應到電漿腔室304之內側。氣體排氣機制318包括壓力控制閥319與排氣泵浦320，且其用以將微粒從電漿腔室304之中移除並用以維持電漿腔室304之中的特定壓力。
溫度控制器380透過控制冷卻功率供應器384，來控制設置在卡盤電極308之內的一冷卻再循環系統。電漿處理系統亦包括電子控制電路370。電漿處理系統亦具有一端點偵測器。此種電感耦合式系統的一範例為美國加州佛蒙特(Fremont, CA)的蘭姆研究公司(Lam Research Corporation)所開發出的Kiyo，除了介電質與有機材料，Kiyo亦用於蝕刻矽、多晶矽、以及傳導層。在本發明的其他實施例中可使用電容耦合式系統。
圖4為一高階方塊圖，其顯示合適於實現用於本發明之實施例中的控制電路370的電腦系統400。該電腦系統可具有許多實體形式，範圍從積體電路、印刷電路板、以及小型手持式裝置，直到巨大超級電腦。電腦系統400包含一或更多的處理器402，且進一步可包含電子顯示裝置404(用來顯示圖表、文字，或其他資料)、主記憶體406(例如隨機存取記憶體(RAM))、儲存裝置408(例如硬碟機)、可攜式儲存裝置410(例如光碟機)、使用者介面裝置412(例如鍵盤、觸控螢幕、輔助鍵盤、滑鼠或其他指向裝置等)，以及通訊介面414(例如無線網路介面)。通訊介面414幫助軟體和資料透過一聯結，在電腦系統400與外接裝置之間傳輸。該系統亦可包含通訊基礎設備416(例如通信匯流排、交流桿、或網路)，前面提及的裝置/模組連接到通訊基礎設備416。
透過通訊介面414所傳輸的資訊，可以例如為下列訊號的形式，例如電子的、電磁的、光學的、或其他可以被通訊介面414接收的訊號(透過一攜帶訊號的通訊聯結)，該通訊聯結可使用電線或纜線、光纖、電話線、行動電話聯結、射頻聯結、及/或其他通訊管道來執行。有了此種通訊介面，吾人認為該一或更多的處理器402可從網路接收資訊，或可在執行上述之方法步驟期間，將資訊輸出到網路。進一步而言，本發明之方法實施例，可在該處理器上單獨地執行，或可結合遠端處理器(分擔一部分的處理)通過網路(例如網際網路)而執行。
「非暫態電腦可讀取媒體」這個用語，通常用於指稱媒體如主記憶體、輔助記憶體、可攜式儲存器，以及儲存裝置，諸如硬碟、快閃記憶體、碟片驅動機記憶體、CD-ROM或其他形式的永久記憶體，並且不應被解釋為涵蓋暫態的主體(如載波或訊號)。電腦碼的範例包含機器碼(例如由編譯器產生)、以及含高階碼的文件，其使用直譯器由電腦執行。電腦可讀媒體亦可為經由電腦資料訊號發送的電腦碼，其收錄在載波中，並呈現一連串可經由處理器執行的指令。
在此範例中，硬遮罩224沉積在有機遮罩220上，如圖2B所示 (步驟108)。用以形成硬遮罩224之配方的範例提供10 毫托的壓力。13.56 MHz 的RF功率來源提供300瓦的 TCP功率。偏壓來源提供75伏的偏壓。氣體來源提供包含50 sccm的SiCl4 及100 sccm的O2 的硬遮罩沉積氣體。應注意的係，在形成硬遮罩時可提供偏壓，以促使頂部層的厚度較側壁層的厚度更厚。在此範例中，硬遮罩224在此循環中未沉積在有機遮罩220的側壁上，而略過硬遮罩之修整(步驟112)。修整有機遮罩(步驟116)。圖5為修整有機遮罩之步驟(步驟116)的更詳細流程圖。修整氣體從氣體來源316流進電漿腔室304中(步驟504)。修整氣體包含O2 及N2 。將修整氣體形成電漿(步驟508)。在有機遮罩220被充分地修整之後，停止修整氣體(步驟512)。
用以修整有機遮罩之配方的範例提供介於80到400毫托的壓力。修整氣體從氣體來源316流進電漿腔室304中(步驟504)，其中修整氣體為1000sccm的O2 、30sccm的N2 、及50sccm的NF3 。將修整氣體形成電漿(步驟508)。在此範例中，以13.56 MHz 提供1800瓦的RF功率。提供0伏的偏壓。維持電漿達20到60秒，然後停止修整氣體(步驟512)。圖2C為修整有機遮罩220之後的疊層的剖面圖。有機遮罩220的修整亦將位於被整修之部分有機遮罩220上方的部分硬遮罩224移除。
使用有機遮罩作為遮罩來蝕刻階梯(步驟120)。圖2D為蝕刻階梯之後的疊層的剖面圖。用以蝕刻階梯之矽氧化物子層216的配方提供10毫托的壓力。從氣體來源提供蝕刻氣體流量(40sccm的O2 、300sccm的Ar、及60sccm的C4 F6 )。RF功率來源提供1320瓦的 TCP功率。提供500伏的偏壓。提供該處理達10秒。用以蝕刻階梯之矽氮化物子層212的配方提供30毫托的壓力。從氣體來源提供蝕刻氣體流量(100sccm的O2 、140sccm的CH3 F、及30sccm的CF4 )。RF功率來源提供1800瓦的 TCP功率。提供500伏的偏壓。提供該處理達14秒。
硬遮罩在階梯蝕刻期間已被蝕刻掉。判定需要額外的階梯且不需要新的硬遮罩(步驟124)，故再次修整有機遮罩220(步驟116)。圖2E為修整有機遮罩220(步驟116)之後的疊層的剖面圖。蝕刻階梯(步驟120)，如圖2F所示，而形成第一階梯240及第二階梯244。
判定需要額外的階梯且需要新的硬遮罩(步驟128)，故沉積新的硬遮罩(步驟108)。圖2G為沉積新的硬遮罩228(步驟108)之後的疊層200的剖面圖。在此範例中，若干硬遮罩材料已沉積在有機遮罩220的側壁上。硬遮罩228經受硬遮罩修整(步驟112)。用以修整硬遮罩之配方的範例提供70 毫托的壓力。提供修整氣體(500sccm的NF3 及200sccm的He)到電漿處理腔室中。提供800瓦的TCP RF訊號以將修整氣體轉換成修整電漿。圖2H為硬遮罩修整(步驟112)之後的疊層200的剖面圖。
修整有機遮罩(步驟116)。圖2I為修整有機遮罩(步驟116)之後的疊層200的剖面圖。蝕刻階梯(步驟120)，如圖2J所示，而形成位於第一階梯240及第二階梯244上方的第三階梯248。硬遮罩在階梯蝕刻期間已被蝕刻掉。判定需要額外的階梯且不需要新的硬遮罩(步驟124)，故再次修整有機遮罩220(步驟116)。圖2K為修整有機遮罩220(步驟116)之後的疊層的剖面圖。蝕刻階梯(步驟120)，如圖2L所示，而形成位於第一階梯240、第二階梯244及、第三階梯248上方的第四階梯252。
若不需要額外的階梯(步驟128)，則完成循環處理。可提供額外步驟以進行進一步處理。例如，可剝除有機遮罩220而產生包含頂部層在內共具有五個階梯的記憶體疊層。可在將基板從腔室中移除之前於相同的腔室中完成額外步驟(例如剝除有機遮罩)，或可將基板從腔室中移除以執行額外步驟。此實施例允許有機遮罩的修整、殘餘物的移除、及基板的蝕刻在相同的腔室中執行，使在所有的步驟中得使用相同的電漿反應器、功率供應器、線圈/電極、及卡盤電極。
硬遮罩允許在有機遮罩較少薄化的情況下修整有機遮罩，故可提供更多數量的階梯。較佳地，重複執行循環至少3次而提供至少五個階梯。更佳地，可以單次有機遮罩形成處理來提供至少八個階梯。更佳地，可使用單次有機遮罩處理來提供二十個以上的階梯。在其他實施例中，可在一或更多方向上形成階梯。在一範例中，可以三十二個階梯來建立一個階梯結構。
在此實施例中，有機遮罩的修整具有低於0.8的垂直對側向比。更佳地，有機遮罩的修整具有低於0.5的垂直對側向比。相較於有機遮罩的側壁，硬遮罩選擇性地沉積在有機遮罩的頂部上，使得在有機遮罩的頂部上的沉積層比在有機遮罩的側壁上的沉積層更厚。在一些實施例中，沉積硬遮罩而在有機遮罩的頂部上沉積頂部層，並且在有機遮罩的側部上沉積側壁，其中硬遮罩的頂部層具有大於側壁之厚度的一厚度。更佳地，頂部層之厚度為側壁之厚度的至少1.5倍。
在其他實施例中，待蝕刻的基板可由其他材料製成，或基板可為單一材料的固件。在一較佳實施例中，基板包含用以形成基板之記憶體疊層的複數層，其中各層包含至少兩子層。在一範例中，至少一子層為矽氧化物。在另一範例中，各層包含三子層。在其他實施例中，可使用其他修整氣體來取代O2 或除了O2 之外又使用其他修整氣體。圖6為已使用一實施例加以蝕刻之晶圓604上之階梯結構的剖面圖，其中各階梯包含第一子層608、第二子層612、第三子層616、及第四子層620。在另一實施例中，基板可為連續的單層。在不同的實施例中，基板可為矽氧化物與多晶矽之子層的交替層(OPOP)。在另一實施例中，各階梯可由三子層形成。
在一些實施例中，執行循環使得硬遮罩沉積至少三次。在其他實施例中，執行循環使得硬遮罩沉積至少五次。
由於各種實施例可提供不同的在硬遮罩沉積之間的蝕刻循環次數，且由於在一實施例中，在硬遮罩沉積之間的蝕刻循環次數可有所不同，故在硬遮罩沉積之間的蝕刻循環次數可為額外的控制參數。此控制參數可用以修改配方以使蝕刻要求明確。
一實施例包含至少一循環，其中至少一循環包含一保護蝕刻階段及一未保護蝕刻階段。在一實施例中，保護蝕刻階段包含：在有機遮罩上沉積硬遮罩；修整有機遮罩；並且蝕刻基板。未保護蝕刻階段包含：修整有機遮罩，其中有機遮罩未受硬遮罩保護；並且蝕刻基板。在一實施例中，重複執行循環至少五次。在一些實施例中，保護蝕刻階段先於未保護蝕刻階段。在其他實施例中，未保護蝕刻階段先於保護蝕刻階段。
在每一次有機遮罩修整之前沉積硬遮罩的處理中，需要後續的硬遮罩移除與有機遮罩平滑化步驟。在無平滑化步驟之情況下，每一次蝕刻循環的硬遮罩沉積會導致每一次循環的有機遮罩粗糙化。粗糙化的一原因為，在無硬遮罩清潔與平滑化步驟之情況下可能擴大針孔。增加有機遮罩平滑化步驟會增加處理時間。業已發現，在上述實施例中，當有機遮罩上不存在硬遮罩時，缺少硬遮罩移除步驟且要求有機遮罩修整及有機遮罩層的垂直蝕刻，使有機遮罩平滑化，因此不需要一單獨的有機遮罩平滑化步驟。更具體而言，業已發現，在無硬遮罩之情況下修整有機遮罩，使有機遮罩平滑化，因此不需要一單獨的有機遮罩平滑化步驟。如此的修整將導致有機遮罩薄化。業已發現，與每一次蝕刻循環提供硬遮罩的處理相比，各種實施例提供較低的側向對垂直蝕刻比。
相較於每一次蝕刻循環在有機遮罩層上提供硬遮罩的處理，在本發明之一實施例中的處理亦提供更快的處理。這係透過刪除若干蝕刻循環的硬遮罩形成步驟而完成。這提供更快的產出。降低的有機遮罩薄化情況允許使用給定的一有機遮罩層來蝕刻更多的階梯或允許減少有機遮罩厚度(提高解析度(resolution))。移除部分階梯蝕刻的硬遮罩消除了移除硬遮罩所需的時間。
雖然本發明已經用許多優選的實施例來描述，但仍有其他變化、排列置換或其他替代的等價態樣，也在本發明的範圍中。須注意仍有許多執行本發明的方法和儀器之替代方式。因此申請人意欲將下列申請專利範圍解釋為包含所有落入本發明之真正精神與範圍中之此等變化、排列置換或其他替代的等價態樣。
104‧‧‧步驟108‧‧‧步驟112‧‧‧步驟116‧‧‧步驟120‧‧‧步驟124‧‧‧步驟128‧‧‧步驟200‧‧‧晶圓204‧‧‧記憶體疊層208‧‧‧晶圓212‧‧‧矽氮化物(子層)216‧‧‧矽氧化物(子層)220‧‧‧有機遮罩224‧‧‧硬遮罩228‧‧‧硬遮罩240‧‧‧第一階梯244‧‧‧第二階梯248‧‧‧第三階梯252‧‧‧第四階梯300‧‧‧電漿處理系統301‧‧‧電漿處理工具302‧‧‧電漿反應器304‧‧‧電漿(處理)腔室308‧‧‧電極310‧‧‧氣體供應機制或氣體來源316‧‧‧氣體來源317‧‧‧氣體分歧管318‧‧‧氣體排氣機制319‧‧‧壓力控制閥320‧‧‧排氣泵浦324‧‧‧電漿350‧‧‧TCP(功率)控制器351‧‧‧TCP功率供應器352‧‧‧TCP匹配網路353‧‧‧TCP線圈354‧‧‧RF透明窗355‧‧‧偏壓功率控制器356‧‧‧偏壓功率供應器357‧‧‧偏壓匹配網路370‧‧‧控制電路380‧‧‧溫度控制器384‧‧‧冷卻功率供應器400‧‧‧電腦系統402‧‧‧處理器404‧‧‧電子顯示裝置406‧‧‧主記憶體408‧‧‧儲存裝置410‧‧‧可攜式儲存裝置412‧‧‧使用者介面裝置414‧‧‧通訊介面416‧‧‧通訊基礎設備504‧‧‧步驟508‧‧‧步驟512‧‧‧步驟604‧‧‧晶圓608‧‧‧第一子層612‧‧‧第二子層616‧‧‧第三子層620‧‧‧第四子層
本發明係藉由舉例方式(非限制性)而繪示於隨附圖示中，其中類似之參考數字指涉相同的元件，其中：
圖1為可用於本發明之實施例中之處理的高階流程圖。
圖2A-L為根據本發明之實施例而形成的記憶體疊層之示意剖面圖。
圖3為可用於實施本發明的電漿處理腔室之示意圖。
圖4圖解一電腦系統，其合適於實現用於本發明之實施例中的控制器。
圖5為修整有機遮罩之步驟的更詳細流程圖。
圖6為根據另一實施例而形成的記憶體疊層之示意剖面圖。
104‧‧‧步驟
108‧‧‧步驟
112‧‧‧步驟
116‧‧‧步驟
120‧‧‧步驟
124‧‧‧步驟
128‧‧‧步驟

Claims (18)

  1. 一種用以在電漿處理腔室中之基板中形成階梯結構的方法，其中該基板具有一有機遮罩，該方法包含至少一循環，其中各循環包含下列步驟：a)修整該有機遮罩；b)蝕刻該基板；c)修整該有機遮罩，其中在蝕刻該基板之步驟與修整該有機遮罩之步驟之間無沉積硬遮罩之步驟；並且d)蝕刻該基板。
  2. 如申請專利範圍第1項之用以在電漿處理腔室中之基板中形成階梯結構的方法，更包含重複執行步驟a-d複數次，而形成該階梯結構。
  3. 如申請專利範圍第2項之用以在電漿處理腔室中之基板中形成階梯結構的方法，其中針對步驟a-d之各循環，週期性地重複執行步驟c及d至少一次。
  4. 如申請專利範圍第3項之用以在電漿處理腔室中之基板中形成階梯結構的方法，其中重複執行步驟a-d之各循環至少五次。
  5. 如申請專利範圍第4項之用以在電漿處理腔室中之基板中形成階梯結構的方法，更包含在該有機遮罩的側壁上沉積一硬遮罩；且更包含修整該硬遮罩。
  6. 如申請專利範圍第5項之用以在電漿處理腔室中之基板中形成階梯結構的方法，其中該有機遮罩為光阻劑遮罩。
  7. 如申請專利範圍第6項之用以在電漿處理腔室中之基板中形成階梯結構的方法，其中步驟a-d係在單一電漿處理腔室中執行。
  8. 如申請專利範圍第7項之用以在電漿處理腔室中之基板中形成階梯結構的方法，其中該基板包含複數層，其中各層包含至少兩子層。
  9. 如申請專利範圍第8項之用以在電漿處理腔室中之基板中形成階梯結構的方法，其中該至少兩子層中之至少一者為含矽氧化物層。
  10. 如申請專利範圍第1項之用以在電漿處理腔室中之基板中形成階梯結構的方法，更包含在該有機遮罩的頂部上沉積一硬遮罩，並且在該有機遮罩的側部上沉積一側壁，且其中該硬遮罩的頂部層具有比該硬遮罩的側壁的厚度更厚之一厚度；且更包含修整該硬遮罩。
  11. 如申請專利範圍第1項之用以在電漿處理腔室中之基板中形成階梯結構的方法，其中步驟c使該有機遮罩平滑化。
  12. 如申請專利範圍第1項之用以在電漿處理腔室中之基板中形成階梯結構的方法，其中步驟b將一硬遮罩完全地移除；且其中步驟c與d係在無硬遮罩的情況下執行；且其中步驟c部分地蝕刻該有機遮罩。
  13. 一種用以從包含複數層的記憶體疊層形成三維度記憶體結構的方法，其中各層包含至少兩子層且其中一有機遮罩位於該記憶體疊層上，該方法包含下列步驟：a)修整該有機遮罩；b)蝕刻該記憶體疊層，使得該記憶體疊層之未被該有機遮罩遮蓋的部分被蝕刻該複數層中之至少一層的厚度之一深度；c)修整該有機遮罩，其中在步驟b與c之間無沉積硬遮罩之步驟；d)蝕刻該記憶體疊層；並且e)重複執行步驟a-d複數次，而形成該三維度記憶體結構。
  14. 如申請專利範圍第13項之用以從包含複數層的記憶體疊層形成三維度記憶體結構的方法，更包含在執行步驟e之前週期性地重複執行步驟c與d至少一次。
  15. 如申請專利範圍第13項之用以從包含複數層的記憶體疊層形成三維度記憶體結構的方法，更包含在該有機遮罩的側壁上之一側壁層上沉積一硬遮罩；且更包含將該硬遮罩之側壁層移除。
  16. 如申請專利範圍第15項之用以從包含複數層的記憶體疊層形成三維度記憶體結構的方法，其中該硬遮罩的一頂部層的厚度大於該硬遮罩的側壁層的厚度。
  17. 如申請專利範圍第16項之用以從包含複數層的記憶體疊層形成三維度記憶體結構的方法，其中該有機遮罩為光阻劑遮罩。
  18. 如申請專利範圍第17項之用以從包含複數層的記憶體疊層形成三維度記憶體結構的方法，其中步驟a-e係在單一電漿處理腔室中執行。
TW106102765A 2016-01-27 2017-01-25 混合式階梯蝕刻 TWI735522B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/008,328 2016-01-27
US15/008,328 US9741563B2 (en) 2016-01-27 2016-01-27 Hybrid stair-step etch

Publications (2)

Publication Number Publication Date
TW201735158A TW201735158A (zh) 2017-10-01
TWI735522B true TWI735522B (zh) 2021-08-11

Family

ID=59359499

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106102765A TWI735522B (zh) 2016-01-27 2017-01-25 混合式階梯蝕刻

Country Status (3)

Country Link
US (1) US9741563B2 (zh)
KR (1) KR20170089782A (zh)
TW (1) TWI735522B (zh)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107644876B (zh) * 2017-08-28 2019-01-01 长江存储科技有限责任公司 台阶结构及其形成方法
CN107482012B (zh) * 2017-08-31 2018-07-27 长江存储科技有限责任公司 三维存储器及其制作方法
KR20200124673A (ko) * 2018-03-02 2020-11-03 도쿄엘렉트론가부시키가이샤 3차원 반도체 기억 장치의 제조 방법
CN109196644B (zh) * 2018-04-18 2019-09-10 长江存储科技有限责任公司 用于形成三维存储器设备的阶梯结构的方法
US10845609B2 (en) 2018-06-28 2020-11-24 Intel Corporation Diffractive optical elements for wide field-of-view virtual reality devices and methods of manufacturing the same
KR102624633B1 (ko) 2018-08-09 2024-01-12 삼성전자주식회사 수직형 메모리 장치
US11521838B2 (en) * 2018-12-18 2022-12-06 Applied Materials, Inc. Integrated cleaning process for substrate etching
KR20210087610A (ko) 2020-01-02 2021-07-13 삼성디스플레이 주식회사 표시장치
US11133252B2 (en) * 2020-02-05 2021-09-28 Sandisk Technologies Llc Three-dimensional memory device containing horizontal and vertical word line interconnections and methods of forming the same
CN111403391B (zh) * 2020-03-25 2022-11-01 长江存储科技有限责任公司 一种形成阶梯区的方法和一种半导体器件及3d nand

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200643609A (en) * 2005-03-15 2006-12-16 Micron Technology Inc Pitch reduced patterns relative to photolithography features
TW200828501A (en) * 2006-12-21 2008-07-01 Hynix Semiconductor Inc Method for forming dual damascene pattern
TW201100981A (en) * 2009-05-07 2011-01-01 Basf Se Resist stripping compositions and methods for manufacturing electrical devices
TW201217430A (en) * 2010-06-21 2012-05-01 Shinetsu Chemical Co Naphthalene derivative, resist bottom layer material, resist bottom layer forming method, and patterning process
US8535549B2 (en) * 2010-12-14 2013-09-17 Lam Research Corporation Method for forming stair-step structures
US8564050B2 (en) * 2010-11-17 2013-10-22 Samsung Electronics Co., Ltd. 3D semiconductor devices and methods of fabricating same
US8569182B2 (en) * 2011-01-03 2013-10-29 Samsung Electronics Co., Ltd. Methods of fabricating three-dimensional semiconductor device
US8704288B2 (en) * 2010-11-17 2014-04-22 Samsung Electronics Co., Ltd. Methods for forming etch stop layers, semiconductor devices having the same, and methods for fabricating semiconductor devices
US8907707B2 (en) * 2013-03-01 2014-12-09 Laurence H. Cooke Aligning multiple chip input signals using digital phase lock loops
US9048193B2 (en) * 2012-08-27 2015-06-02 Samsung Electronics Co., Ltd. Method of forming a step pattern structure

Family Cites Families (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5532089A (en) 1993-12-23 1996-07-02 International Business Machines Corporation Simplified fabrication methods for rim phase-shift masks
US5773368A (en) 1996-01-22 1998-06-30 Motorola, Inc. Method of etching adjacent layers
US5738757A (en) 1995-11-22 1998-04-14 Northrop Grumman Corporation Planar masking for multi-depth silicon etching
US6239035B1 (en) 1997-07-18 2001-05-29 Agere Systems Guardian Corporation Semiconductor wafer fabrication
US6043119A (en) 1997-08-04 2000-03-28 Micron Technology, Inc. Method of making a capacitor
DE69917819T2 (de) 1998-02-04 2005-06-23 Canon K.K. SOI Substrat
JP2000091308A (ja) 1998-09-07 2000-03-31 Sony Corp 半導体装置の製造方法
KR100297737B1 (ko) 1998-09-24 2001-11-01 윤종용 반도체소자의 트렌치 소자 분리 방법
US20020086547A1 (en) 2000-02-17 2002-07-04 Applied Materials, Inc. Etch pattern definition using a CVD organic layer as an anti-reflection coating and hardmask
US6458657B1 (en) 2000-09-25 2002-10-01 Macronix International Co., Ltd. Method of fabricating gate
SG112804A1 (en) 2001-05-10 2005-07-28 Inst Of Microelectronics Sloped trench etching process
US6727158B2 (en) 2001-11-08 2004-04-27 Micron Technology, Inc. Structure and method for forming a faceted opening and a layer filling therein
TWI273637B (en) 2002-05-17 2007-02-11 Semiconductor Energy Lab Manufacturing method of semiconductor device
JP2005072084A (ja) 2003-08-28 2005-03-17 Toshiba Corp 半導体装置及びその製造方法
GB2407648B (en) 2003-10-31 2006-10-25 Bookham Technology Plc Polarisation rotators
TWI234228B (en) 2004-05-12 2005-06-11 Powerchip Semiconductor Corp Method of fabricating a shallow trench isolation
US7601646B2 (en) 2004-07-21 2009-10-13 International Business Machines Corporation Top-oxide-early process and array top oxide planarization
KR100618907B1 (ko) 2005-07-30 2006-09-01 삼성전자주식회사 다중 반사 방지층을 포함한 반도체 구조물 및 그 구조물을이용한 ｐｒ 패턴 형성 방법 및 반도체 소자의 패턴 형성방법
US8207568B2 (en) 2005-09-19 2012-06-26 International Business Machines Corporation Process for single and multiple level metal-insulator-metal integration with a single mask
US7396711B2 (en) 2005-12-27 2008-07-08 Intel Corporation Method of fabricating a multi-cornered film
US7662718B2 (en) 2006-03-09 2010-02-16 Micron Technology, Inc. Trim process for critical dimension control for integrated circuits
JP5016832B2 (ja) 2006-03-27 2012-09-05 株式会社東芝 不揮発性半導体記憶装置及びその製造方法
US7807583B2 (en) 2006-08-25 2010-10-05 Imec High aspect ratio via etch
JP2008078404A (ja) 2006-09-21 2008-04-03 Toshiba Corp 半導体メモリ及びその製造方法
TW200843105A (en) 2007-04-25 2008-11-01 Promos Technologies Inc Vertical transistor and method for preparing the same
US7629255B2 (en) * 2007-06-04 2009-12-08 Lam Research Corporation Method for reducing microloading in etching high aspect ratio structures
JP2009238874A (ja) 2008-03-26 2009-10-15 Toshiba Corp 半導体メモリ及びその製造方法
KR101434588B1 (ko) 2008-06-11 2014-08-29 삼성전자주식회사 반도체 장치 및 그 제조 방법
FR2933802B1 (fr) 2008-07-10 2010-10-15 Commissariat Energie Atomique Structure et procede de realisation d'un dispositif microelectronique de memoire 3d de type flash nand.
KR20100052597A (ko) 2008-11-11 2010-05-20 삼성전자주식회사 수직형 반도체 장치
US8541831B2 (en) 2008-12-03 2013-09-24 Samsung Electronics Co., Ltd. Nonvolatile memory device and method for fabricating the same
JP5341529B2 (ja) 2009-01-09 2013-11-13 株式会社東芝 不揮発性半導体記憶装置の製造方法
US7855142B2 (en) 2009-01-09 2010-12-21 Samsung Electronics Co., Ltd. Methods of forming dual-damascene metal interconnect structures using multi-layer hard masks
JP5305980B2 (ja) 2009-02-25 2013-10-02 株式会社東芝 不揮発性半導体記憶装置、及びその製造方法
KR20100109221A (ko) 2009-03-31 2010-10-08 삼성전자주식회사 비휘발성 메모리 소자의 형성방법
JP2011003722A (ja) 2009-06-18 2011-01-06 Toshiba Corp 半導体装置の製造方法
US7786020B1 (en) 2009-07-30 2010-08-31 Hynix Semiconductor Inc. Method for fabricating nonvolatile memory device
JP2011035237A (ja) 2009-08-04 2011-02-17 Toshiba Corp 半導体装置の製造方法及び半導体装置
US8242024B2 (en) 2009-09-18 2012-08-14 Siargo Ltd. Method of forming metal interconnection on thick polyimide film
KR20110042619A (ko) 2009-10-19 2011-04-27 삼성전자주식회사 3차원 반도체 장치 및 그 제조 방법
JP2011100921A (ja) 2009-11-09 2011-05-19 Toshiba Corp 半導体装置及びその製造方法
US8394723B2 (en) 2010-01-07 2013-03-12 Lam Research Corporation Aspect ratio adjustment of mask pattern using trimming to alter geometry of photoresist features
JP2011166061A (ja) 2010-02-15 2011-08-25 Toshiba Corp 半導体装置の製造方法
KR20120003677A (ko) 2010-07-05 2012-01-11 삼성전자주식회사 반도체 장치 및 그의 형성 방법
US8329051B2 (en) * 2010-12-14 2012-12-11 Lam Research Corporation Method for forming stair-step structures
KR101688838B1 (ko) 2011-01-20 2016-12-22 삼성전자주식회사 연결 구조체 형성 방법 및 이를 이용한 반도체 소자의 제조 방법
JP2012174892A (ja) 2011-02-22 2012-09-10 Toshiba Corp 半導体記憶装置及びその製造方法
US8263496B1 (en) 2011-04-12 2012-09-11 Tokyo Electron Limited Etching method for preparing a stepped structure
US8530350B2 (en) 2011-06-02 2013-09-10 Micron Technology, Inc. Apparatuses including stair-step structures and methods of forming the same
JP5550604B2 (ja) 2011-06-15 2014-07-16 株式会社東芝 三次元半導体装置及びその製造方法
JP2013055136A (ja) 2011-09-01 2013-03-21 Toshiba Corp 不揮発性半導体記憶装置及びその製造方法
JP2013058683A (ja) 2011-09-09 2013-03-28 Toshiba Corp 半導体記憶装置の製造方法
KR20130072522A (ko) 2011-12-22 2013-07-02 에스케이하이닉스 주식회사 3차원 불휘발성 메모리 소자 및 그 제조 방법
JP2013187200A (ja) 2012-03-05 2013-09-19 Toshiba Corp 半導体装置の製造方法及び半導体装置
US8736069B2 (en) 2012-08-23 2014-05-27 Macronix International Co., Ltd. Multi-level vertical plug formation with stop layers of increasing thicknesses

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200643609A (en) * 2005-03-15 2006-12-16 Micron Technology Inc Pitch reduced patterns relative to photolithography features
TW200828501A (en) * 2006-12-21 2008-07-01 Hynix Semiconductor Inc Method for forming dual damascene pattern
TW201100981A (en) * 2009-05-07 2011-01-01 Basf Se Resist stripping compositions and methods for manufacturing electrical devices
TW201217430A (en) * 2010-06-21 2012-05-01 Shinetsu Chemical Co Naphthalene derivative, resist bottom layer material, resist bottom layer forming method, and patterning process
US8564050B2 (en) * 2010-11-17 2013-10-22 Samsung Electronics Co., Ltd. 3D semiconductor devices and methods of fabricating same
US8704288B2 (en) * 2010-11-17 2014-04-22 Samsung Electronics Co., Ltd. Methods for forming etch stop layers, semiconductor devices having the same, and methods for fabricating semiconductor devices
US8535549B2 (en) * 2010-12-14 2013-09-17 Lam Research Corporation Method for forming stair-step structures
US8569182B2 (en) * 2011-01-03 2013-10-29 Samsung Electronics Co., Ltd. Methods of fabricating three-dimensional semiconductor device
US9048193B2 (en) * 2012-08-27 2015-06-02 Samsung Electronics Co., Ltd. Method of forming a step pattern structure
US8907707B2 (en) * 2013-03-01 2014-12-09 Laurence H. Cooke Aligning multiple chip input signals using digital phase lock loops

Also Published As

Publication number Publication date
TW201735158A (zh) 2017-10-01
US9741563B2 (en) 2017-08-22
US20170213723A1 (en) 2017-07-27
KR20170089782A (ko) 2017-08-04

Similar Documents

Publication Publication Date Title
TWI735522B (zh) 混合式階梯蝕刻
US9646844B2 (en) Method for forming stair-step structures
TWI654760B (zh) 具有組合遮罩之高深寬比蝕刻
CN107919264B (zh) 有关有机掩模的用于选择性地蚀刻氧化硅的方法
TW201442108A (zh) 在原處之金屬殘餘物清潔
KR101888217B1 (ko) 계단형 구조들을 형성하는 방법
TW201401364A (zh) 用於平滑側壁快速交替式蝕刻程序之受控氣體混合
US9673057B2 (en) Method for forming stair-step structures
TWI659469B (zh) 含鎢層之蝕刻方法
TWI743045B (zh) 陰影修整線邊緣粗糙度減低
TWI576909B (zh) 絕緣層上矽蝕刻
KR102626483B1 (ko) 반도체 프로세싱을 위한 실리콘-기반 증착
TWI768026B (zh) 用於半導體處理之矽基沉積
US9997366B2 (en) Silicon oxide silicon nitride stack ion-assisted etch