TW301050B - - Google Patents

Download PDF

Info

Publication number
TW301050B
TW301050B TW085104497A TW85104497A TW301050B TW 301050 B TW301050 B TW 301050B TW 085104497 A TW085104497 A TW 085104497A TW 85104497 A TW85104497 A TW 85104497A TW 301050 B TW301050 B TW 301050B
Authority
TW
Taiwan
Prior art keywords
transistors
active
pull
conductive wire
wire
Prior art date
Application number
TW085104497A
Other languages
English (en)
Chinese (zh)
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Application granted granted Critical
Publication of TW301050B publication Critical patent/TW301050B/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/998—Input and output buffer/driver structures
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
    • H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
    • H10D89/811—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using FETs as protective elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/105—Aspects related to pads, pins or terminals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
TW085104497A 1995-04-06 1996-04-15 TW301050B (en:Method)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950007970A KR0145476B1 (ko) 1995-04-06 1995-04-06 칩면적을 줄일 수 있는 패드구조를 가지는 반도체 메모리 장치

Publications (1)

Publication Number Publication Date
TW301050B true TW301050B (en:Method) 1997-03-21

Family

ID=19411620

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085104497A TW301050B (en:Method) 1995-04-06 1996-04-15

Country Status (6)

Country Link
US (1) US5962899A (en:Method)
JP (1) JP2828950B2 (en:Method)
KR (1) KR0145476B1 (en:Method)
FR (1) FR2732811B1 (en:Method)
GB (1) GB2299705B (en:Method)
TW (1) TW301050B (en:Method)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6815775B2 (en) * 2001-02-02 2004-11-09 Industrial Technology Research Institute ESD protection design with turn-on restraining method and structures
KR100605195B1 (ko) * 2004-12-31 2006-07-31 동부일렉트로닉스 주식회사 정전 방전 보호 회로를 구비한 패드
JP4186970B2 (ja) * 2005-06-30 2008-11-26 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4661400B2 (ja) 2005-06-30 2011-03-30 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4010332B2 (ja) * 2005-06-30 2007-11-21 セイコーエプソン株式会社 集積回路装置及び電子機器
US7764278B2 (en) 2005-06-30 2010-07-27 Seiko Epson Corporation Integrated circuit device and electronic instrument
JP4010336B2 (ja) 2005-06-30 2007-11-21 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4010335B2 (ja) 2005-06-30 2007-11-21 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4830371B2 (ja) 2005-06-30 2011-12-07 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4151688B2 (ja) 2005-06-30 2008-09-17 セイコーエプソン株式会社 集積回路装置及び電子機器
KR100828792B1 (ko) 2005-06-30 2008-05-09 세이코 엡슨 가부시키가이샤 집적 회로 장치 및 전자 기기
US7755587B2 (en) 2005-06-30 2010-07-13 Seiko Epson Corporation Integrated circuit device and electronic instrument
JP4665677B2 (ja) 2005-09-09 2011-04-06 セイコーエプソン株式会社 集積回路装置及び電子機器
JP4586739B2 (ja) 2006-02-10 2010-11-24 セイコーエプソン株式会社 半導体集積回路及び電子機器
JP4465343B2 (ja) 2006-12-05 2010-05-19 Ｏｋｉセミコンダクタ株式会社 半導体記憶装置
US8184414B2 (en) * 2008-07-30 2012-05-22 Qualcomm Incorporated Method and apparatus for forming I/O clusters in integrated circuits
US8218277B2 (en) * 2009-09-08 2012-07-10 Xilinx, Inc. Shared electrostatic discharge protection for integrated circuit output drivers

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4132904A (en) * 1977-07-28 1979-01-02 Hughes Aircraft Company Volatile/non-volatile logic latch circuit
JPS57211272A (en) * 1981-06-23 1982-12-25 Toshiba Corp Semiconductor device
JPS5943824B2 (ja) * 1982-03-03 1984-10-24 三菱電機株式会社 半導体集積回路装置
JPH061833B2 (ja) * 1982-11-11 1994-01-05 株式会社東芝 Ｍｏｓ形半導体装置
JPS60767A (ja) * 1983-06-17 1985-01-05 Hitachi Ltd 半導体装置
JP2538312B2 (ja) * 1988-06-02 1996-09-25 三菱電機株式会社 半導体集積回路
US5182621A (en) * 1988-06-14 1993-01-26 Nec Corporation Input protection circuit for analog/digital converting semiconductor
GB8921841D0 (en) * 1989-09-27 1989-11-08 Sarnoff David Res Center Nmos device with integral esd protection
JPH03273675A (ja) * 1990-03-23 1991-12-04 Matsushita Electron Corp 半導体装置
JP2953192B2 (ja) * 1991-05-29 1999-09-27 日本電気株式会社 半導体集積回路
JP2920013B2 (ja) * 1991-12-26 1999-07-19 川崎製鉄株式会社 半導体静電保護回路
JP2877175B2 (ja) * 1992-02-04 1999-03-31 日本電気株式会社 半導体入力保護装置
US5517048A (en) * 1993-07-23 1996-05-14 Vlsi Technology, Inc. Pad structure with parasitic MOS transistor for use with semiconductor devices

Also Published As

Publication number Publication date
KR0145476B1 (ko) 1998-08-17
KR960039231A (ko) 1996-11-21
FR2732811A1 (fr) 1996-10-11
JP2828950B2 (ja) 1998-11-25
GB9607365D0 (en) 1996-06-12
US5962899A (en) 1999-10-05
JPH08316436A (ja) 1996-11-29
GB2299705B (en) 1997-08-13
FR2732811B1 (fr) 2000-04-07
GB2299705A (en) 1996-10-09

Similar Documents

Publication Publication Date Title
TW301050B (en:Method)
US6069834A (en) Semiconductor IC device having a memory and a logic circuit implemented with a single chip
JP3433731B2 (ja) Ｉ／ｏセル配置方法及び半導体装置
US6633196B2 (en) Device and method for limiting the extent to which circuits in integrated circuit dice electrically load bond pads and other circuit nodes in the dice
US7443224B2 (en) Multi-threshold MIS integrated circuit device and circuit design method thereof
KR100320057B1 (ko) 반도체장치
US20020175406A1 (en) Dual die memory
US20080019203A1 (en) Semiconductor device
US6396123B1 (en) Semiconductor device provided with on-chip decoupling condenser utilizing CMP dummy patterns
US20240266352A1 (en) Semiconductor device
US20020096694A1 (en) Semiconductor device
US6236258B1 (en) Wordline driver circuit using ring-shaped devices
US5751051A (en) Semiconductor device equipped with electrostatic breakdown protection circuit
JPWO2016110905A1 (ja) 半導体装置及びその設計方法
US5126822A (en) Supply pin rearrangement for an I.C.
EP1179848A2 (en) Supply pin rearrangement for an I.C.
KR100211768B1 (ko) 삼중 금속층을 가지는 반도체 메모리 장치
US20060259647A1 (en) Logic and memory device integration
US5694352A (en) Semiconductor memory device having layout area of periphery of output pad reduced
US4984058A (en) Semiconductor integrated circuit device
US12020768B2 (en) Semiconductor device having output buffer
JP3464802B2 (ja) セミカスタム集積回路
KR930004297B1 (ko) Cmos 집적회로의 입출력 겸용 셀
JP2003318263A (ja) 半導体装置
JPH04171860A (ja) 半導体集積回路装置の製造方法とそれに用いられるレチクル

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees