TW298675B - - Google Patents

Download PDF

Info

Publication number
TW298675B
TW298675B TW085103603A TW85103603A TW298675B TW 298675 B TW298675 B TW 298675B TW 085103603 A TW085103603 A TW 085103603A TW 85103603 A TW85103603 A TW 85103603A TW 298675 B TW298675 B TW 298675B
Authority
TW
Taiwan
Prior art keywords
layer
silicon
aluminum
alloy
patent application
Prior art date
Application number
TW085103603A
Other languages
English (en)
Chinese (zh)
Inventor
Walter Wilkins Cletus Jr
Original Assignee
At & T Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by At & T Corp filed Critical At & T Corp
Application granted granted Critical
Publication of TW298675B publication Critical patent/TW298675B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53223Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
    • H01L23/4827Materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04026Bonding areas specifically adapted for layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01021Scandium [Sc]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
TW085103603A 1994-12-29 1996-03-26 TW298675B (enExample)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/365,652 US5561083A (en) 1994-12-29 1994-12-29 Method of making multilayered Al-alloy structure for metal conductors

Publications (1)

Publication Number Publication Date
TW298675B true TW298675B (enExample) 1997-02-21

Family

ID=23439761

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085103603A TW298675B (enExample) 1994-12-29 1996-03-26

Country Status (6)

Country Link
US (2) US5561083A (enExample)
EP (1) EP0720231A3 (enExample)
JP (1) JP3296708B2 (enExample)
KR (1) KR960026410A (enExample)
SG (1) SG34348A1 (enExample)
TW (1) TW298675B (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW520072U (en) * 1991-07-08 2003-02-01 Samsung Electronics Co Ltd A semiconductor device having a multi-layer metal contact
JP3744980B2 (ja) * 1995-07-27 2006-02-15 株式会社半導体エネルギー研究所 半導体装置
SG55246A1 (en) * 1995-12-29 1998-12-21 Ibm Aluminum alloy for the damascene process for on-chip wiring applications
US5663108A (en) * 1996-06-13 1997-09-02 Taiwan Semiconductor Manufacturing Company, Ltd. Optimized metal pillar via process
JPH1027797A (ja) * 1996-07-10 1998-01-27 Oki Electric Ind Co Ltd Al/Ti積層配線およびその形成方法
KR100415095B1 (ko) * 1996-11-27 2004-03-31 주식회사 하이닉스반도체 반도체소자의제조방법
US5943601A (en) * 1997-04-30 1999-08-24 International Business Machines Corporation Process for fabricating a metallization structure
DE19734434C1 (de) * 1997-08-08 1998-12-10 Siemens Ag Halbleiterkörper mit Rückseitenmetallisierung und Verfahren zu deren Herstellung
JP3500308B2 (ja) 1997-08-13 2004-02-23 インターナショナル・ビジネス・マシーンズ・コーポレーション 集積回路
US6255688B1 (en) * 1997-11-21 2001-07-03 Agere Systems Guardian Corp. Capacitor having aluminum alloy bottom plate
US6380627B1 (en) * 1998-06-26 2002-04-30 The Regents Of The University Of California Low resistance barrier layer for isolating, adhering, and passivating copper metal in semiconductor fabrication
US6100195A (en) * 1998-12-28 2000-08-08 Chartered Semiconductor Manu. Ltd. Passivation of copper interconnect surfaces with a passivating metal layer
US6320265B1 (en) * 1999-04-12 2001-11-20 Lucent Technologies Inc. Semiconductor device with high-temperature ohmic contact and method of forming the same
US7230316B2 (en) 2002-12-27 2007-06-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having transferred integrated circuit
US7538401B2 (en) 2005-05-03 2009-05-26 Rosemount Aerospace Inc. Transducer for use in harsh environments
US7628309B1 (en) 2005-05-03 2009-12-08 Rosemount Aerospace Inc. Transient liquid phase eutectic bonding
US20070013014A1 (en) * 2005-05-03 2007-01-18 Shuwen Guo High temperature resistant solid state pressure sensor
US7400042B2 (en) * 2005-05-03 2008-07-15 Rosemount Aerospace Inc. Substrate with adhesive bonding metallization with diffusion barrier
DE102016101801B4 (de) * 2016-02-02 2021-01-14 Infineon Technologies Ag Lastanschluss eines leistungshalbleiterbauelements, leistungshalbleitermodul damit und herstellungsverfahren dafür
KR20190001445U (ko) 2017-12-08 2019-06-18 최재양 삽입식 샤워기 홀더

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55132056A (en) * 1979-04-03 1980-10-14 Toshiba Corp Semiconductor device
US4373966A (en) * 1981-04-30 1983-02-15 International Business Machines Corporation Forming Schottky barrier diodes by depositing aluminum silicon and copper or binary alloys thereof and alloy-sintering
US4517225A (en) * 1983-05-02 1985-05-14 Signetics Corporation Method for manufacturing an electrical interconnection by selective tungsten deposition
US4673623A (en) * 1985-05-06 1987-06-16 The Board Of Trustees Of The Leland Stanford Junior University Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects
US4910580A (en) * 1987-08-27 1990-03-20 Siemens Aktiengesellschaft Method for manufacturing a low-impedance, planar metallization composed of aluminum or of an aluminum alloy
US4987562A (en) * 1987-08-28 1991-01-22 Fujitsu Limited Semiconductor layer structure having an aluminum-silicon alloy layer
JPH01185948A (ja) * 1988-01-21 1989-07-25 Seiko Epson Corp 半導体装置
KR920005701B1 (ko) * 1989-07-20 1992-07-13 현대전자산업 주식회사 반도체 집적회로 내의 소자 연결용 금속배선층 및 그 제조방법
JPH04363024A (ja) * 1990-11-30 1992-12-15 Toshiba Corp 半導体装置の製造方法
US5345108A (en) * 1991-02-26 1994-09-06 Nec Corporation Semiconductor device having multi-layer electrode wiring
DE4200809C2 (de) * 1991-03-20 1996-12-12 Samsung Electronics Co Ltd Verfahren zur Bildung einer metallischen Verdrahtungsschicht in einem Halbleiterbauelement
KR940004256B1 (en) * 1991-04-09 1994-05-19 Samsung Electronics Co Ltd Making method of semiconductor device
TW520072U (en) * 1991-07-08 2003-02-01 Samsung Electronics Co Ltd A semiconductor device having a multi-layer metal contact
FR2678818B1 (fr) * 1991-07-11 1995-07-13 Olivier Ets Georges Dispositif arrache-fils pour semelle de suceur d'aspirateur.
KR960010056B1 (ko) * 1992-12-10 1996-07-25 삼성전자 주식회사 반도체장치 및 그 제조 방법
US5427666A (en) * 1993-09-09 1995-06-27 Applied Materials, Inc. Method for in-situ cleaning a Ti target in a Ti + TiN coating process
US5360995A (en) * 1993-09-14 1994-11-01 Texas Instruments Incorporated Buffered capped interconnect for a semiconductor device
US5444022A (en) * 1993-12-29 1995-08-22 Intel Corporation Method of fabricating an interconnection structure for an integrated circuit
US5523259A (en) * 1994-12-05 1996-06-04 At&T Corp. Method of forming metal layers formed as a composite of sub-layers using Ti texture control layer

Also Published As

Publication number Publication date
KR960026410A (ko) 1996-07-22
US5561083A (en) 1996-10-01
JPH08236707A (ja) 1996-09-13
JP3296708B2 (ja) 2002-07-02
US5641994A (en) 1997-06-24
EP0720231A3 (en) 1996-12-11
EP0720231A2 (en) 1996-07-03
SG34348A1 (en) 1996-12-06

Similar Documents

Publication Publication Date Title
TW298675B (enExample)
TW503493B (en) Copper pad structure
US5243222A (en) Copper alloy metallurgies for VLSI interconnection structures
US7679193B2 (en) Use of AIN as cooper passivation layer and thermal conductor
TW392325B (en) Structure of metallization and process thereof
US20060264048A1 (en) Interconnect Structure Diffusion Barrier With High Nitrogen Content
US6503641B2 (en) Interconnects with Ti-containing liners
US20010008793A1 (en) Method of forming metal layer(s) and/or antireflective coating layer(s) on an integrated circuit
US20040067643A1 (en) Method of forming a protective layer over Cu filled semiconductor features
JPH10209156A (ja) 半導体装置及びその形成方法
WO1997020346A1 (en) Novel metallization sidewall passivation technology for deep sub-half micrometer ic applications
US6175154B1 (en) Fully encapsulated metal leads for multi-level metallization
JP3167948B2 (ja) 導電構造およびその形成
JP3471266B2 (ja) 半導体装置の製造方法および半導体装置
TW468264B (en) Method for preventing Al-Si-Cu interconnect from protruding through via hole
JPH11312655A (ja) Cu合金膜の形成方法および半導体装置の製造方法
JP2723023B2 (ja) 半導体装置およびその製造方法
US6710452B1 (en) Coherent diffusion barriers for integrated circuit interconnects
JPH11233517A (ja) 半導体装置の銅配線
JPH07130849A (ja) 半導体装置及びその製造方法
US20090230557A1 (en) Semiconductor Device and Method for Making Same
TW518712B (en) Manufacture method of low resistance barrier layer of copper metallization process
JPH05152445A (ja) 多層配線およびその形成方法
JPH06252146A (ja) 半導体装置
JPH05129447A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees
MK4A Expiration of patent term of an invention patent