TW298675B - - Google Patents
Download PDFInfo
- Publication number
- TW298675B TW298675B TW085103603A TW85103603A TW298675B TW 298675 B TW298675 B TW 298675B TW 085103603 A TW085103603 A TW 085103603A TW 85103603 A TW85103603 A TW 85103603A TW 298675 B TW298675 B TW 298675B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- silicon
- aluminum
- alloy
- patent application
- Prior art date
Links
- 229910052710 silicon Inorganic materials 0.000 claims description 50
- 239000010703 silicon Substances 0.000 claims description 50
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 48
- 229910052782 aluminium Inorganic materials 0.000 claims description 25
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 25
- 229910045601 alloy Inorganic materials 0.000 claims description 20
- 239000000956 alloy Substances 0.000 claims description 20
- 229910052751 metal Inorganic materials 0.000 claims description 19
- 239000002184 metal Substances 0.000 claims description 19
- 239000000463 material Substances 0.000 claims description 14
- 230000004888 barrier function Effects 0.000 claims description 13
- 238000000034 method Methods 0.000 claims description 11
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 9
- 229910052802 copper Inorganic materials 0.000 claims description 9
- 239000010949 copper Substances 0.000 claims description 9
- 230000008018 melting Effects 0.000 claims description 9
- 238000002844 melting Methods 0.000 claims description 9
- 239000000203 mixture Substances 0.000 claims description 8
- 229910000838 Al alloy Inorganic materials 0.000 claims description 7
- 229910000881 Cu alloy Inorganic materials 0.000 claims description 6
- 239000004065 semiconductor Substances 0.000 claims description 6
- 239000002131 composite material Substances 0.000 claims description 5
- 238000000151 deposition Methods 0.000 claims description 5
- 238000004090 dissolution Methods 0.000 claims description 5
- 239000000470 constituent Substances 0.000 claims description 4
- 230000008021 deposition Effects 0.000 claims description 4
- 150000004767 nitrides Chemical class 0.000 claims description 4
- 239000000758 substrate Substances 0.000 claims description 4
- 229910001092 metal group alloy Inorganic materials 0.000 claims description 3
- 239000012634 fragment Substances 0.000 claims description 2
- 238000004519 manufacturing process Methods 0.000 claims description 2
- 150000002739 metals Chemical class 0.000 claims description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims 1
- 229910052750 molybdenum Inorganic materials 0.000 claims 1
- 239000011733 molybdenum Substances 0.000 claims 1
- 239000004576 sand Substances 0.000 claims 1
- 239000010410 layer Substances 0.000 description 62
- 230000005012 migration Effects 0.000 description 8
- 238000013508 migration Methods 0.000 description 8
- 239000010936 titanium Substances 0.000 description 8
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 7
- 239000004020 conductor Substances 0.000 description 7
- 229910052719 titanium Inorganic materials 0.000 description 7
- -1 aluminum-silicon-copper Chemical compound 0.000 description 6
- 238000009833 condensation Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 230000005494 condensation Effects 0.000 description 5
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 4
- CSDREXVUYHZDNP-UHFFFAOYSA-N alumanylidynesilicon Chemical compound [Al].[Si] CSDREXVUYHZDNP-UHFFFAOYSA-N 0.000 description 4
- WPPDFTBPZNZZRP-UHFFFAOYSA-N aluminum copper Chemical compound [Al].[Cu] WPPDFTBPZNZZRP-UHFFFAOYSA-N 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 238000001465 metallisation Methods 0.000 description 3
- 230000035515 penetration Effects 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 238000006482 condensation reaction Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 150000003376 silicon Chemical class 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 229910018125 Al-Si Inorganic materials 0.000 description 1
- 229910000851 Alloy steel Inorganic materials 0.000 description 1
- 229910018520 Al—Si Inorganic materials 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 235000007516 Chrysanthemum Nutrition 0.000 description 1
- 244000189548 Chrysanthemum x morifolium Species 0.000 description 1
- 229910000831 Steel Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 230000002925 chemical effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000001764 infiltration Methods 0.000 description 1
- 230000008595 infiltration Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000009740 moulding (composite fabrication) Methods 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
- 150000003609 titanium compounds Chemical class 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 238000003079 width control Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/4827—Materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01021—Scandium [Sc]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
經濟部中央標準局員工消費合作杜印製 A7 B7 五、發明説明(1 ) 發明背景 本發明係關於積體電路(1C)的金屬化,特別係關於矽1C 的鋁基金屬化,在1C中,金屬膜層用來作爲通往裝置主動 區的電性接觸(例如,作爲一個1C同一層次裝置之間的轉予 (runners),或者作爲不同層次裝置之間的通孔在兩種狀 沉下,先在覆蓋的介電層挖出帶有垂直側壁的通孔或接觸 窗,露出底下膜層的一部份(例如,裝置的半導體主動區, 或是通稱爲”金屬-1 "的第一層金屬)^由一覆蓋金屬膜層形 成的金屬閂柱(例如,若是裝置接觸就是"金屬",或者在 互連層時即通稱爲"金屬- 2")會延伸通過通孔或接觸窗,成 爲金屬膜層與半導體(裝置接觸)之間,或是兩層金屬(互連 )之間的電性連接。爲了簡要説明,此後我們將稱兩種電性 連接(金屬至半導體,和金屬至金屬)爲互連。 在矽1C中,鋁合金是最常用作此種金屬膜層的材料。一 般説來,這些鋁基膜層都經由單一步驟沉積,如濺鍍,並 包含單一的材料。 在通往裝置主動區的接觸窗中,典型的金屬化結構包括 連續沉積的鈦(Ti)、氮化鈥(TiN)、有時加上另一層鈦,' 再沉積鋁-矽(Al-Si)或鋁·矽-銅(Al-Si-Cu)合金(但不同時 沉積這兩種材料)。這種結構的設計可以避免矽遷移和接面 穿入。也就是,鋁矽基合金且有鋁合金溶解極限所允許的 足量矽,通常可用來避免矽由帶有裝置的矽主體遷移到鋁 合金内,而且鈦和氮化鈦可以作爲金屬互連的障蔽層,以 避免鋁滲透穿入到矽主體内。 -4- 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公董) (請先閲讀背面之注意事項再填寫本頁) 袈. -訂_ 經濟、部中央標準局員工消費合作杜印製 298675 at __B7 五、發明説明(2) 維然這種含矽的鋁合金可以符合溶解要求,但是在傳統 設備(例如叢集工具),以一般的溫度(例如,約在2 〇 〇至 400 C)在鈥/氮化飲或欽/氮化效/鈥之上沉積鋁碎或鋁碎銅 時’會使矽凝結在鋁層之内。這種矽凝結反應在鋁層的自 由表面最爲顯著,不是發生在沉積過程中,就是發生在晶 圓正由沉積溫度開始進行冷卻之時。這個反應在進行包含 欽基合金或複合膜層的金屬化時最爲顯著。這種矽凝結反 應會在鋁合金膜層的自由表面上留下很粗糙的表面,使後 續的微影步驟(制定圈案)非常困難;也就是説,曝光機無 法聚焦得很好,使得印刷和線寬的控制都很差。而且,矽 在自由表面的凝結,當矽基互連上覆蓋一層諸如介電層之 類的護膜層時,會成爲應力衍生孔洞的結晶點。因此,矽 凝結確實是個問題,因爲它會影響微影製程,使表面粗糙 ’而且它會降低互連的可靠性,造成應力衍生的孔洞。 登明的簡要説明 本發明的一個目的是要解決以上及其他的問題,因此提 出一種1C,包含一層鋁基膜層,係由數層不同成份的鋁基 材料沉積組成的。 在本發明矽1C的一個實施例中,第一次層包含了鋁矽基 合金,可以避免矽遷移到第一次層内,另有第二次層,位 在第一膜層之上,包含了幾乎不帶矽的鋁基合金,可以緩 和矽凝結所帶來的問題。 在較佳實施例中’第二次層的全部厚度中,絕大部份爲 銘基膜層,可以改善電子遷移的特性。 ; ;-^取 訂------^ (請先閲讀背面之注意事項再填寫本頁)
經濟部中央標準局員工消費合作社印繁 A7 B7 五、發明説明(3 ) 附圖的簡要説明_ 底下經由更詳細的説明並附圖的解釋,可以更加了解本 發明的内容,以及其許多不同的特徵及優點。所附加附園 是根據本發明的一個實施例進行金屬化後的矽1C的橫剖面 圈。爲要清楚的表示,附圖並沒有按照實際的比例。 發明的詳細説明 現在請參考附圈,其中1C的一部份10包括了主體12,其 上有導電層30 »主體12可以代表膜層3〇底下的任何區域; 因此,舉例來説,主體12可以包含形成有裝置區的半導體 主雜(例如,基板,或是位於基板以上的磊晶層)。特別, 主雜12可以包含矽單晶基板。或者,主體12可以包含一層 絕緣層’將導體30與1C中其它導體隔開。此外,1C的部份 10可以位在接觸窗或通孔,則導體3〇成爲互連,或者可以 位在1C的場區,則導體3〇作爲轉子。 根據本發明’導體30包含第一和第二次層16和2〇。這些 组成膜層又包含了不同的鋁基合金。在較佳的實施例中, 第一次層16由第一障蔽層14與主體12隔開。在另一個實施 例中’組成膜層本身也可由一層第二障蔽層18隔開。 當主體12包含了具有諸如矽等類會遷移的材料之半導體 時’在製程中矽通常會遷移到導體3〇内。在這種情況下, 第一次層16包含了鋁基合金,並含有足量的矽,滿足合金 内矽的溶解極限。舉例來説,第一次層16包含了鋁矽銅合 金’並含有符合溶解極限的碎含量。 但正如以上曾説明的,矽存在鋁基合金中會造成矽 1^1- Hf9 l^i flu· mfl— ^i^i— nn I ^ i --4 、ys (請先閱讀背面之注意事項再填寫本頁) -6- 經濟部中央揉準局員工消費合作社印製 A7 ~--*------------- 五、發明説明(4) -- 金表面凝結,並帶來微影的困難。爲要解決這個問題,第 一次層20就包含了不同的鋁基合金,而且很重要的是,必 須不含有矽(也就是沒有會遷移的材料此外,第二次層 20的合金必須刻意地具有良好的電子蓬移特性。舉例來説 ,第二次層包含鋁鋼合金,幾乎不含矽。爲使鋁銅合金的 電子遷移特性可以充份發揮效益,最好第二次層2〇佔據導 體30主要部份的厚度。這些特性,若在第二次層2〇上覆蓋 鈦、氮化鈦,或同時覆蓋這兩種材料,將會更爲改善。 一般説來’矽1C合適的鋁基合金,對第一次層16是A1-Si-X ’對第二次層2〇是A1-Y,其中X或γ可以是銅、銳、 鍺、纪、起、緩、铪、或是以上材料的組合,而Y且幾乎 不含碎。一般説來,鋁銅和鋁矽銅合金的成份中,可以包 含約0.05至5.0 %重量的銅,和〇〇5至5〇 %重量的梦,而 且第一次層内的矽含量必須符合合金内矽的溶解極限。通 常這些合金都包含0.5至2.0 %重量的銅,和0.5至1.5%重 量的矽,只是必須包括相同的但書條件。 相同的,障蔽層14和18(如果使用的話)一般都包含一層 高熔點金屬(如鈦)、高熔點金屬氮化物(如氮化鈦),或者-是高熔點金屬合金(如鈦鎢),或以上材料的組合(如鈦/氮 化鈦複層)’這些都爲人熟知,製作方法也不陌生。 在以下的説明中,先假設所有的金屬膜層都是由濺鍍沉 積的’但本發明並不限於這種製程(例如,蒸鍍也一樣適用 )。此外,所有製程可以在傳統的叢集工具或機器中很方便 地進行,這些機器都具有各個分開的沉積腔❶爲了提高整 本紙張尺度逋用中國國家標準(CNS ) Μ規格(21 Οχ 297公釐) I.^---^-----从裝------訂------{ (請先閲讀背面之注意事項再填寫本頁) A7 - -------B7 五、發明説明(5 ) ^ ---- 面晶囷上的沉積均句度,最好利用減度,並使用平面的祀 標。 這個例子中,主體12包含帶有裝置區(主動和/或被動)的 矽ic。第一步,先在晶圓的主要表面上,以熟知的製程, 沉積一層鈦/氮化鈦複合障蔽層14。接著濺鍍厚3〇〇〇埃的 第一 /人層16,係鋁矽銅合金,包含〇75%重量的矽、〇5〇/❶ 重量的銅,其餘成份則爲銘β接下來漱鍍沉積厚3〇〇〇埃的 鋁銅組成膜層20,直接覆在第—膜層16上(在這個例子中 我們省略了障蔽層18)。膜層2〇包含〇5%的鋼,其餘全是 鋁,並不包含刻意加入合金的矽。正如以上的説明,組成 膜層的厚度不需一致,而且在大部份的情形中,最好第二 次層厚於第一膜層。合適的厚度對第一膜層可以是1 500至 3〇00埃,而第二膜層則爲3000至6〇〇〇埃。第―次層内的 矽含量是组成膜層質量/體積的函數β因此,熟知此技藝的 人可以調整第一次層的質量或體積,以符合溶解的要求β 兩層組成膜層濺鍍時’功率爲9 kw,壓力2 mTorr,晶 圓溫度300 °C。但是,這些製程條件也可調整在合理的範 圍内’即約1至2 0 kW ’約1至21 mTorr,和約2 0 0至4 0 0 eC ' 經濟部中央標準局員工消費合作社印裝 (請先閱讀背面之注意事項再填寫本頁) 訂 以上敘述的各種條件,只是用來説明應用本發明之原則 時的許許多多可能的特定實施例。根據這些原則,熟知此 技藝的人士當可設計出許多不同的其他條件,而仍不致脱 離本發明的精神與範園。 結論是,本發明的組成膜層一方面透過鋁矽賙第一次層
A7 B7 五、發明説明(6 ) 控制了矽遷移的問題,另一方面透過鋁銅第二次層控制矽 凝結的問題。這種組成降低了應力衍生的遷移故應(並因此 提高可靠性)、減少矽凝結帶來的微影問題,並藉由鋁銅合 金的特性提高了電子遷移的特性。當然,經由品質優良的 第一障蔽層14,最能處理好接面穿入(鋁滲透進入矽晶圓) 的問題》 ^ ^ ^ 裝 訂 ^ (請先閱讀背面之注意事項再填寫本頁) 經濟部中央標準局員工消費合作社印製 -9- 本紙張尺度逋用中國國家標準(CNS ) A4規格(210 X 297公釐)
Claims (1)
- A8 B8 C8 D8 經濟部中央揉準局員工消費合作社印製 申請專利範圍 1. 一種具有銘基層(30)之積體電路的製造方法,其步騍係 包含: 沉積該銘基層(30),係由不同成份之鋁基材料的次層 (16,20)所組成的複合層, 其中該複合層形成時,先沉積一層第一次層(16),包 含銘和矽的合金,然後沉積一層第二次層(2〇),包含鋁 合金,且幾乎不含有矽。 2·根據申請專利範固第1項之方法,其中沉積該第一次層 (16)時’需使矽含量符合矽的溶解限制。 3·根據申請專利範固第2項之方法,其中該第一次層(10) 係包含(1)艇和矽,或鋁、銅和矽的合金,而該第二 次層(20)係包含鋁和銅的合金。 4·根據申請專利範固第3項之方法,其中當沉積該组成膜 層(16 ’ 20)時,該第二次層(2〇)佔了該鋁基層(3〇)主 要部份的厚度。 5-根據申請專利範固第4項之方法,其中該積體電路包括 梦主體(12),且尚包含下列步驟: 在該王嫌(12)的一部份與該第一次層(16)之間沉積第 一障蔽層(14),並且 在該第一和第二次層(16,20)之間沉積第二障蔽層 (18), 其中該第一和第二障蔽層(14 ’ 18)沉積時,係由下列 組合中選擇一種材料:高熔點金屬、高熔點金屬氮化物 、以及高熔點金屬合金,或以上材料的組合。 10- (210x2^ (請先閲讀背面之注意事項再填寫本頁) i- 訂 A8 B8 C8 D8 298675 六、申請專利範圍 6. —種積體電路,係包含: 一半導體主禮(12),其上形成該電路的裝置,以及 一鋁基層(30),作爲該電路中的電性連接,其特徵爲 該鋁基層(30)包含了不同成份之鉬基材科的組合膜層 的複合層,該組成膜層包括第一和第二次層(16,2〇) ,其中該第一次層(16)包含鋁和矽的合金,而該第二次 層(20)包含鋁合金,並且幾乎不含碎。 7. 根據申請專利範圍第6項之積體電路,其中該第一次層 (16)中的矽含量符合矽的溶解限制。 8 _根據申請專利範固第7項之積體電路,其中該第一次層 (16)係包含(i)銘和碎’或(ϋ)銘,銅和砂·的合金,而該 第二次層(20)係包含招和銅的合金β 9.根據申請專利範固第8項之積體電路,其中該第二次層 (20)佔了該鋁基層(30)主要部份的厚度。 ία根據申請專利範圍第9項之積體電路,另外並包含: —矽主體(12), 一第一障蔽層(14),位在該主體(12)的一部份與該第· —次層(16)之間,以及 —第二障蔽層(18),位在該第一與第二次層(16, 20)之間, 其中該第一和第二障蔽層(14,18)包含下列組合中所 選擇的材料··高熔點金屬、高熔點金屬氮化物、高熔點 金屬合金,或是以上材料的組合》 -11- 本紙張適用中國國家揉準(CNS )八4胁(21QX297公羡) --------「^-- (休先閲洗背面之注意事項再填寫本頁) 訂 經濟部中央標準局負工消費合作社印«.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/365,652 US5561083A (en) | 1994-12-29 | 1994-12-29 | Method of making multilayered Al-alloy structure for metal conductors |
Publications (1)
Publication Number | Publication Date |
---|---|
TW298675B true TW298675B (zh) | 1997-02-21 |
Family
ID=23439761
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW085103603A TW298675B (zh) | 1994-12-29 | 1996-03-26 |
Country Status (6)
Country | Link |
---|---|
US (2) | US5561083A (zh) |
EP (1) | EP0720231A3 (zh) |
JP (1) | JP3296708B2 (zh) |
KR (1) | KR960026410A (zh) |
SG (1) | SG34348A1 (zh) |
TW (1) | TW298675B (zh) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW520072U (en) * | 1991-07-08 | 2003-02-01 | Samsung Electronics Co Ltd | A semiconductor device having a multi-layer metal contact |
JP3744980B2 (ja) * | 1995-07-27 | 2006-02-15 | 株式会社半導体エネルギー研究所 | 半導体装置 |
SG55246A1 (en) * | 1995-12-29 | 1998-12-21 | Ibm | Aluminum alloy for the damascene process for on-chip wiring applications |
US5663108A (en) * | 1996-06-13 | 1997-09-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Optimized metal pillar via process |
JPH1027797A (ja) * | 1996-07-10 | 1998-01-27 | Oki Electric Ind Co Ltd | Al/Ti積層配線およびその形成方法 |
KR100415095B1 (ko) * | 1996-11-27 | 2004-03-31 | 주식회사 하이닉스반도체 | 반도체소자의제조방법 |
US5943601A (en) * | 1997-04-30 | 1999-08-24 | International Business Machines Corporation | Process for fabricating a metallization structure |
DE19734434C1 (de) | 1997-08-08 | 1998-12-10 | Siemens Ag | Halbleiterkörper mit Rückseitenmetallisierung und Verfahren zu deren Herstellung |
JP3500308B2 (ja) | 1997-08-13 | 2004-02-23 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 集積回路 |
US6255688B1 (en) * | 1997-11-21 | 2001-07-03 | Agere Systems Guardian Corp. | Capacitor having aluminum alloy bottom plate |
US6380627B1 (en) * | 1998-06-26 | 2002-04-30 | The Regents Of The University Of California | Low resistance barrier layer for isolating, adhering, and passivating copper metal in semiconductor fabrication |
US6100195A (en) | 1998-12-28 | 2000-08-08 | Chartered Semiconductor Manu. Ltd. | Passivation of copper interconnect surfaces with a passivating metal layer |
US6320265B1 (en) * | 1999-04-12 | 2001-11-20 | Lucent Technologies Inc. | Semiconductor device with high-temperature ohmic contact and method of forming the same |
US7230316B2 (en) | 2002-12-27 | 2007-06-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having transferred integrated circuit |
US7628309B1 (en) * | 2005-05-03 | 2009-12-08 | Rosemount Aerospace Inc. | Transient liquid phase eutectic bonding |
US20070013014A1 (en) * | 2005-05-03 | 2007-01-18 | Shuwen Guo | High temperature resistant solid state pressure sensor |
US7400042B2 (en) * | 2005-05-03 | 2008-07-15 | Rosemount Aerospace Inc. | Substrate with adhesive bonding metallization with diffusion barrier |
US7538401B2 (en) | 2005-05-03 | 2009-05-26 | Rosemount Aerospace Inc. | Transducer for use in harsh environments |
DE102016101801B4 (de) * | 2016-02-02 | 2021-01-14 | Infineon Technologies Ag | Lastanschluss eines leistungshalbleiterbauelements, leistungshalbleitermodul damit und herstellungsverfahren dafür |
KR20190001445U (ko) | 2017-12-08 | 2019-06-18 | 최재양 | 삽입식 샤워기 홀더 |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55132056A (en) * | 1979-04-03 | 1980-10-14 | Toshiba Corp | Semiconductor device |
US4373966A (en) * | 1981-04-30 | 1983-02-15 | International Business Machines Corporation | Forming Schottky barrier diodes by depositing aluminum silicon and copper or binary alloys thereof and alloy-sintering |
US4517225A (en) * | 1983-05-02 | 1985-05-14 | Signetics Corporation | Method for manufacturing an electrical interconnection by selective tungsten deposition |
US4673623A (en) * | 1985-05-06 | 1987-06-16 | The Board Of Trustees Of The Leland Stanford Junior University | Layered and homogeneous films of aluminum and aluminum/silicon with titanium and tungsten for multilevel interconnects |
US4910580A (en) * | 1987-08-27 | 1990-03-20 | Siemens Aktiengesellschaft | Method for manufacturing a low-impedance, planar metallization composed of aluminum or of an aluminum alloy |
US4987562A (en) * | 1987-08-28 | 1991-01-22 | Fujitsu Limited | Semiconductor layer structure having an aluminum-silicon alloy layer |
JPH01185948A (ja) * | 1988-01-21 | 1989-07-25 | Seiko Epson Corp | 半導体装置 |
KR920005701B1 (ko) * | 1989-07-20 | 1992-07-13 | 현대전자산업 주식회사 | 반도체 집적회로 내의 소자 연결용 금속배선층 및 그 제조방법 |
JPH04363024A (ja) * | 1990-11-30 | 1992-12-15 | Toshiba Corp | 半導体装置の製造方法 |
US5345108A (en) * | 1991-02-26 | 1994-09-06 | Nec Corporation | Semiconductor device having multi-layer electrode wiring |
DE4200809C2 (de) * | 1991-03-20 | 1996-12-12 | Samsung Electronics Co Ltd | Verfahren zur Bildung einer metallischen Verdrahtungsschicht in einem Halbleiterbauelement |
KR940004256B1 (en) * | 1991-04-09 | 1994-05-19 | Samsung Electronics Co Ltd | Making method of semiconductor device |
TW520072U (en) * | 1991-07-08 | 2003-02-01 | Samsung Electronics Co Ltd | A semiconductor device having a multi-layer metal contact |
FR2678818B1 (fr) * | 1991-07-11 | 1995-07-13 | Olivier Ets Georges | Dispositif arrache-fils pour semelle de suceur d'aspirateur. |
KR960010056B1 (ko) * | 1992-12-10 | 1996-07-25 | 삼성전자 주식회사 | 반도체장치 및 그 제조 방법 |
US5427666A (en) * | 1993-09-09 | 1995-06-27 | Applied Materials, Inc. | Method for in-situ cleaning a Ti target in a Ti + TiN coating process |
US5360995A (en) * | 1993-09-14 | 1994-11-01 | Texas Instruments Incorporated | Buffered capped interconnect for a semiconductor device |
US5444022A (en) * | 1993-12-29 | 1995-08-22 | Intel Corporation | Method of fabricating an interconnection structure for an integrated circuit |
US5523259A (en) * | 1994-12-05 | 1996-06-04 | At&T Corp. | Method of forming metal layers formed as a composite of sub-layers using Ti texture control layer |
-
1994
- 1994-12-29 US US08/365,652 patent/US5561083A/en not_active Expired - Lifetime
-
1995
- 1995-12-11 EP EP95308963A patent/EP0720231A3/en not_active Withdrawn
- 1995-12-25 JP JP33625595A patent/JP3296708B2/ja not_active Expired - Fee Related
- 1995-12-28 KR KR1019950060927A patent/KR960026410A/ko not_active Application Discontinuation
- 1995-12-28 SG SG1995002386A patent/SG34348A1/en unknown
-
1996
- 1996-03-26 TW TW085103603A patent/TW298675B/zh not_active IP Right Cessation
- 1996-06-26 US US08/668,310 patent/US5641994A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR960026410A (ko) | 1996-07-22 |
EP0720231A2 (en) | 1996-07-03 |
JP3296708B2 (ja) | 2002-07-02 |
SG34348A1 (en) | 1996-12-06 |
JPH08236707A (ja) | 1996-09-13 |
EP0720231A3 (en) | 1996-12-11 |
US5561083A (en) | 1996-10-01 |
US5641994A (en) | 1997-06-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW298675B (zh) | ||
TW503493B (en) | Copper pad structure | |
US5243222A (en) | Copper alloy metallurgies for VLSI interconnection structures | |
US5130274A (en) | Copper alloy metallurgies for VLSI interconnection structures | |
US7679193B2 (en) | Use of AIN as cooper passivation layer and thermal conductor | |
US5977634A (en) | Diffusion barrier for electrical interconnects in an integrated circuit | |
KR100647995B1 (ko) | 반도체 디바이스 형성 방법 | |
US20060264048A1 (en) | Interconnect Structure Diffusion Barrier With High Nitrogen Content | |
TW392325B (en) | Structure of metallization and process thereof | |
JPH11330244A (ja) | 集積回路 | |
US5909635A (en) | Cladding of an interconnect for improved electromigration performance | |
US6503641B2 (en) | Interconnects with Ti-containing liners | |
US20010008793A1 (en) | Method of forming metal layer(s) and/or antireflective coating layer(s) on an integrated circuit | |
US20040067643A1 (en) | Method of forming a protective layer over Cu filled semiconductor features | |
US4680854A (en) | Forming low resistivity hillock free conductors in VLSI devices | |
JPS63133648A (ja) | タングステン被覆法 | |
US6395629B1 (en) | Interconnect method and structure for semiconductor devices | |
WO1997020346A1 (en) | Novel metallization sidewall passivation technology for deep sub-half micrometer ic applications | |
US6175154B1 (en) | Fully encapsulated metal leads for multi-level metallization | |
JP3167948B2 (ja) | 導電構造およびその形成 | |
JP3471266B2 (ja) | 半導体装置の製造方法および半導体装置 | |
US6445070B1 (en) | Coherent carbide diffusion barrier for integrated circuit interconnects | |
TW200406042A (en) | Method of reducing voiding in copper interconnects with copper alloys in the seed layer | |
TW468264B (en) | Method for preventing Al-Si-Cu interconnect from protruding through via hole | |
JP2007134567A (ja) | 半導体装置及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees | ||
MK4A | Expiration of patent term of an invention patent |