TW201340235A - 薄化半導體封裝之方法與裝置 - Google Patents
薄化半導體封裝之方法與裝置 Download PDFInfo
- Publication number
- TW201340235A TW201340235A TW102109772A TW102109772A TW201340235A TW 201340235 A TW201340235 A TW 201340235A TW 102109772 A TW102109772 A TW 102109772A TW 102109772 A TW102109772 A TW 102109772A TW 201340235 A TW201340235 A TW 201340235A
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor package
- polishing
- polishing wheel
- platform
- width
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67121—Apparatus for making assemblies not otherwise provided for, e.g. package constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
- H01L21/67721—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations the substrates to be conveyed not being semiconductor wafers or large planar substrates, e.g. chips, lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020120028787A KR101347027B1 (ko) | 2012-03-21 | 2012-03-21 | 반도체 패키지 슬리밍장치 및 방법 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW201340235A true TW201340235A (zh) | 2013-10-01 |
Family
ID=49392766
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW102109772A TW201340235A (zh) | 2012-03-21 | 2013-03-20 | 薄化半導體封裝之方法與裝置 |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP2013193204A (ja) |
KR (1) | KR101347027B1 (ja) |
TW (1) | TW201340235A (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016082192A (ja) * | 2014-10-22 | 2016-05-16 | 株式会社ディスコ | パッケージ基板の分割方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54110783A (en) * | 1978-02-20 | 1979-08-30 | Hitachi Ltd | Semiconductor substrate and its manufacture |
JPH0778793A (ja) * | 1993-06-21 | 1995-03-20 | Toshiba Corp | 半導体ウェーハの研削加工方法 |
US5967881A (en) * | 1997-05-29 | 1999-10-19 | Tucker; Thomas N. | Chemical mechanical planarization tool having a linear polishing roller |
JPH1142540A (ja) * | 1997-07-28 | 1999-02-16 | Tokyo Seimitsu Co Ltd | 半導体ウェーハの加工方法及びその装置 |
JP2001176830A (ja) * | 1999-12-20 | 2001-06-29 | Sony Corp | 半導体装置の裏面研削方法 |
KR20050001049A (ko) * | 2003-06-26 | 2005-01-06 | 삼성전자주식회사 | 솔더 볼 부착 장치용 반도체 소자 흡착 블록 |
JP2006147705A (ja) * | 2004-11-17 | 2006-06-08 | Matsushita Electric Ind Co Ltd | 半導体装置の移送装置および半導体装置の移送方法 |
JP2007005366A (ja) * | 2005-06-21 | 2007-01-11 | Toshiba Corp | 半導体装置の製造方法 |
JP4285455B2 (ja) * | 2005-07-11 | 2009-06-24 | パナソニック株式会社 | 半導体チップの製造方法 |
-
2012
- 2012-03-21 KR KR1020120028787A patent/KR101347027B1/ko not_active IP Right Cessation
-
2013
- 2013-03-14 JP JP2013051888A patent/JP2013193204A/ja active Pending
- 2013-03-20 TW TW102109772A patent/TW201340235A/zh unknown
Also Published As
Publication number | Publication date |
---|---|
JP2013193204A (ja) | 2013-09-30 |
KR20130107024A (ko) | 2013-10-01 |
KR101347027B1 (ko) | 2014-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101225622B1 (ko) | 칩 유닛 및 이의 제조방법과 이를 갖는 스택 패키지 | |
TW498516B (en) | Manufacturing method for semiconductor package with heat sink | |
US11715677B2 (en) | Semiconductor device with frame having arms | |
KR20110076604A (ko) | Pop 패키지 및 그 제조 방법 | |
JP2000012575A (ja) | 半導体チップのモールド方法およびこれに用いるモールド装置 | |
TW201340196A (zh) | 薄化半導體封裝之方法與裝置 | |
KR100996264B1 (ko) | 광폭 리드 프레임을 위한 반도체 패키지 제조 장치 및 이를이용한 반도체 패키지 제조 방법 | |
TW201340235A (zh) | 薄化半導體封裝之方法與裝置 | |
KR101464130B1 (ko) | 반도체 패키지 슬리밍장치 및 방법 | |
JP2016162973A (ja) | 製造装置及び製造方法 | |
KR101657531B1 (ko) | 다이 이송 유닛, 이를 포함하는 다이 본딩 장치 및 다이 이송 방법 | |
JP5054954B2 (ja) | 半導体装置の製造方法 | |
JP2018060882A (ja) | パッケージ基板の加工方法 | |
KR101971059B1 (ko) | 반도체 패키지 슬리밍장치 및 방법 | |
JP2012104791A (ja) | コイニング装置 | |
KR101749482B1 (ko) | 반도체 패키지 슬리밍장치 및 방법 | |
KR101448502B1 (ko) | 반도체 패키지 슬리밍장치 및 방법 | |
KR101347030B1 (ko) | 반도체 패키지 슬리밍장치 및 방법 | |
JP2003340787A (ja) | 基板の固定装置及び固定方法 | |
JP2005167100A (ja) | 半導体装置の製造方法およびそのためのマスク | |
KR101347029B1 (ko) | 반도체 패키지 슬리밍장치 및 방법 | |
KR101347028B1 (ko) | 반도체 패키지 슬리밍장치 및 방법 | |
KR20090005551A (ko) | 반도체 다이 부착 장치 및 이를 이용한 반도체 장치제조방법 | |
KR101327527B1 (ko) | 반도체 패키지 슬리밍장치 및 방법 | |
KR101362243B1 (ko) | 반도체 패키지 슬리밍장치 |