TW201318110A - 半導體裝置 - Google Patents
半導體裝置 Download PDFInfo
- Publication number
- TW201318110A TW201318110A TW101137659A TW101137659A TW201318110A TW 201318110 A TW201318110 A TW 201318110A TW 101137659 A TW101137659 A TW 101137659A TW 101137659 A TW101137659 A TW 101137659A TW 201318110 A TW201318110 A TW 201318110A
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor layer
- conductivity type
- high concentration
- island
- type high
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
- H10B10/125—Static random access memory [SRAM] devices comprising a MOSFET load element the MOSFET being a thin film transistor [TFT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
- Thin Film Transistor (AREA)
- Static Random-Access Memory (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2011/073885 WO2013057785A1 (ja) | 2011-10-18 | 2011-10-18 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW201318110A true TW201318110A (zh) | 2013-05-01 |
Family
ID=48140463
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW101137659A TW201318110A (zh) | 2011-10-18 | 2012-10-12 | 半導體裝置 |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP5486735B2 (ko) |
KR (1) | KR20130099108A (ko) |
CN (1) | CN103250239A (ko) |
TW (1) | TW201318110A (ko) |
WO (1) | WO2013057785A1 (ko) |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2662800B2 (ja) * | 1987-09-07 | 1997-10-15 | 三菱電機株式会社 | 半導体記憶装置 |
JP4198201B2 (ja) * | 1995-06-02 | 2008-12-17 | 株式会社ルネサステクノロジ | 半導体装置 |
JP4373154B2 (ja) * | 2003-07-18 | 2009-11-25 | 株式会社半導体エネルギー研究所 | メモリ回路およびそのメモリ回路を有する表示装置、電子機器 |
JP5100035B2 (ja) * | 2005-08-02 | 2012-12-19 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
JP5158624B2 (ja) * | 2006-08-10 | 2013-03-06 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
JP5114968B2 (ja) * | 2007-02-20 | 2013-01-09 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
WO2009060934A1 (ja) * | 2007-11-07 | 2009-05-14 | Nec Corporation | 半導体装置及びその製造方法 |
WO2009095998A1 (ja) * | 2008-01-29 | 2009-08-06 | Unisantis Electronics (Japan) Ltd. | 半導体記憶装置 |
US8692317B2 (en) * | 2008-04-16 | 2014-04-08 | Nec Corporation | Semiconductor storage device |
-
2011
- 2011-10-18 WO PCT/JP2011/073885 patent/WO2013057785A1/ja active Application Filing
- 2011-10-18 JP JP2013518033A patent/JP5486735B2/ja active Active
- 2011-10-18 KR KR1020137009906A patent/KR20130099108A/ko not_active Application Discontinuation
- 2011-10-18 CN CN2011800502708A patent/CN103250239A/zh active Pending
-
2012
- 2012-10-12 TW TW101137659A patent/TW201318110A/zh unknown
Also Published As
Publication number | Publication date |
---|---|
CN103250239A (zh) | 2013-08-14 |
WO2013057785A1 (ja) | 2013-04-25 |
JPWO2013057785A1 (ja) | 2015-04-02 |
JP5486735B2 (ja) | 2014-05-07 |
KR20130099108A (ko) | 2013-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8754481B2 (en) | Semiconductor device | |
JP4800700B2 (ja) | 半導体装置およびそれを用いた半導体集積回路 | |
JP6324595B2 (ja) | 半導体メモリ装置 | |
JP7504964B2 (ja) | 半導体装置 | |
US8780614B2 (en) | Semiconductor memory device | |
US8264863B2 (en) | Green transistor for nano-Si ferro-electric RAM and method of operating the same | |
US9082640B2 (en) | Pass gate and semiconductor storage device having the same | |
CN103383964A (zh) | 用于FinFET的结构 | |
JP5364125B2 (ja) | 半導体装置 | |
US20070278554A1 (en) | Semiconductor memory device and method of forming the same | |
US10050028B2 (en) | Semiconductor device with reduced leakage current | |
JP2003060087A (ja) | 半導体記憶装置 | |
JP2006270027A (ja) | 半導体装置および相補形mis論理回路 | |
US20170373071A1 (en) | Vertical channel transistor-based semiconductor structure | |
JP5464853B2 (ja) | 半導体装置の製造方法 | |
TW202247421A (zh) | 具有記憶元件的半導體裝置 | |
US7651905B2 (en) | Apparatus and method for reducing gate leakage in deep sub-micron MOS transistors using semi-rectifying contacts | |
JP6316727B2 (ja) | 半導体装置 | |
JP5973182B2 (ja) | 半導体メモリ装置及び半導体装置 | |
TWI817492B (zh) | 使用半導體元件的記憶裝置 | |
TW201318110A (zh) | 半導體裝置 | |
JP6426940B2 (ja) | 半導体装置及びフォーミング方法 | |
US20160049187A1 (en) | Semiconductor device | |
JP5588298B2 (ja) | 半導体装置 | |
JPH02129960A (ja) | 半導体メモリ |