TW201140783A - Microelectronic devices with through-substrate interconnects and associated methods of manufacturing - Google Patents
Microelectronic devices with through-substrate interconnects and associated methods of manufacturing Download PDFInfo
- Publication number
- TW201140783A TW201140783A TW100104184A TW100104184A TW201140783A TW 201140783 A TW201140783 A TW 201140783A TW 100104184 A TW100104184 A TW 100104184A TW 100104184 A TW100104184 A TW 100104184A TW 201140783 A TW201140783 A TW 201140783A
- Authority
- TW
- Taiwan
- Prior art keywords
- metallization layer
- interconnect
- conductive
- forming
- dielectric
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76883—Post-treatment or after-treatment of the conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
- H01L23/045—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body the other leads having an insulating passage through the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/055—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads having a passage through the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
- H01L2225/06544—Design considerations for via connections, e.g. geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06548—Conductive via connections through the substrate, container, or encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Description
201140783 六、發明說明: 【發明所屬之技術領域】 本發明技術概言之係關於具有穿透基板互連之微電子裝 置及相關製造方法。 【先前技術】 半導體晶粒通常包括複數個積體電路、輕合至積體電路 之接合塾、及用於使電信號在接合塾與外部觸點之間路由 之金屬路由層,及封裝該等半導體晶粒包括形成互連 以使接合墊及/或金屬路由層電輕合至外部裝置(例如,引 線框、印刷電路板等)。 在一些應用中,互連延伸完全穿透半導體晶粒或穿透半 導體晶粒之大部分(通常稱為「穿透基板互連」)。用於形 成穿透基板互連之一種習用製程可包括在晶粒之前側及/ 或後倒上形成與相應接合墊對準之深導通孔❶然後用導電 材料(例如,銅)填充該等導通孔,隨後將焊料球及/或其他 外部電觸點附接至穿透基板互連。 穿透基板互連可(1)在整合處理之前形成(通常稱為「先 鑽孔」製程),或(2)在整合處理已實質上完成後形成(通常 私為「後鑽孔」製程)^然而,先鑽孔及後鑽孔製程二者 均具有某些缺點,如下文所更詳細論述。因此,可期望穿 透基板形成製程之一些改良。 【實施方式】 下文參照用於在半導體基板中形成穿透導通孔及導電路 由層之製程闞述本發明技術之一些實施例。下文參照半導 153805.doc 201140783 體晶粒闡述某些實施例之許吝έ 干夕細郎。全文使用術語「半導 體基板」以包括各種製品,舉 . 牛例而έ,包括個別積體電路 晶粒、成像器晶粒、感测考曰 n / ★ θ丄 d 态日日粒、及/或具有其他半導體 特徵之晶粒。 下文所述製程中之一些可用於在晶圓或一部分晶圓上在 個別晶粒中或在複數個晶粒中形成穿透導通孔及導電路由 層。晶圓或晶圓部分(例如’晶圓形式)可包括未經單個化 之晶圓或晶圓部分、或經重新組裝之載體晶圓。經重新组 裝之載體晶圓可包括周邊形狀與未經單個化之晶圓之形狀 相當之大體剛性框圍繞之黏合劑材料(例如,撓性黏合 劑)’且可包括由該黏合劑圍繞之經單個化之元件(例如, 晶粒)。 圖1-4F中陳述某些實施例之許多具體細節且以下文字用 以提供對此等實施例之透徹理解。一些其他實施例可具有 與彼等下文所述者不同之組態、組件及/或製程。因此, 相關領域技術人員應瞭解,在圖中未給出該等實施例 之一些細節之情況下可實施額外實施例。 圖1係本技術實施例之微電子封裝1〇〇之一部分的示意性 剖視圖。如圖1中所顯示,微電子封裝1〇〇可包括與複數個 半導體晶粒102串聯堆疊之複數個導電麵合器丨〇4(例如, 焊料球)》出於圖解說明目的,圖i中顯示四個半導體晶粒 1〇2(分別個別地識別為第一、第二、第三及第四半導體晶 粒102a-l〇2d)。在其他實施例中,微電子封裝1〇〇可包括任 一其他期望數量的半導體晶粒102,其經由線接合、焊料 153805.doc 201140783 球、導電帶及/或其他適宜電連接器而彼此耦合。 半導體晶粒102可個別地包括半導體基板1 〇6,其在靠近 半導體基板106之第一側1 〇6a攜載信號路由結構1 〇8 ;位於 信號路由結構108上之複數個接合墊丨12(分別個別地識別 為第一至第五接合墊112a-112e);及於半導體基板106之第 一側106a與第二侧106b之間延伸之複數個穿透基板互連 11〇(分別個別地識別為第一至第四互連110a_110d)。半導 體晶粒102亦可包括與第一穿透基板互連丨丨〇a相連之輸入/ 輸出(「I/O」)緩衝器114及與第二、第三及第四穿透基板 互連11 Ob-110d相連之晶片選擇(「C/S」)緩衝器116。 將穿透基板互連110可選擇性地連接至信號路由結構1〇8 中之某些金屬化層(圖1中未顯示;)用以在半導體晶粒1〇2之 第一側106a與第二侧I06b之間攜載電信號。下文參照圖 2A-4F更詳細地論述用於形成信號路由結構1〇8及穿透基板 互連110之製程之一些實施例之細節。 可基於期望信號路由方案使導電耦合器1〇4與相應接合 墊112介接。如圖1中所顯不,並非所有接合墊丨I]均電耦 合至導電耦合器1〇4中之一者。舉例而言,第一半導體晶 粒102a之第穿透基板互連11 〇a經由導電輕合器1〇4及第 一半導體晶粒102a之第一接合墊U2a電耦合。相反,所有 半導體晶粒102之第二接合墊i 12b、第三半導體晶粒i〇2c 之第三接合墊112c、及第四半導體晶粒1〇2d之第三及第四 接合墊112c及112d未電耦合至導電耦合器1〇4中之任一 者。取而代之,信號路由結構1〇8將於第一 +導體晶粒
S 153805.doc 201140783 l〇2a之第二接合墊1121)處接收之晶片選擇信號(及/或其他 適宜信號)經由第一半導體晶粒l〇2a之第二穿透基板互連 ii〇b、第二半導體晶粒1〇2b之第三穿透基板互連n〇c、及 第二半導體晶粒102c之第四穿透基板互連11〇d路由至第四 半導體晶粒l〇2d之C/S緩衝器116。 在作業時,經電耦合之半導體晶粒i 〇2之第一穿透基板 互連110a形成電路徑用以將輸入/輸出信號攜載至所有半 導體晶粒102。個別半導體晶粒1〇2之信號路由結構1〇8將 輸入/輸出信號自電路徑路由至半導體晶粒1〇2之個別1/〇緩 衝器114。信號路由結構1〇8亦可將晶片選擇信號(及/或其 他適宜信號)路由至所選半導體晶粒1〇2以便能夠在所選半 導體晶粒102處理於I/O緩衝器U4處接收之輸入/輸出信 號。舉例而言’信號路由結構1〇8將於第五接合墊1126處 接收之晶片選擇信號路由至第一半導體晶粒i 〇2&之c/S緩 衝器116以便第一半導體晶粒102a能夠處理接收輸入/輸出 信號。在另一實例中,信號路由結構i 08亦可將於第四接 合塾112d處接收之晶片選擇信號經由第一半導體晶粒丨〇2a 之第四穿透基板互連ll〇d路由至第二半導體晶粒i〇2b。 根據習用技術’可基於先鑽孔製程或後鑽孔製程形成穿 透基板互連110。然而,本發明者已認識到,先鑽孔及後 鑽孔製程二者均具有某些缺點。舉例而言,後鑽孔製程可 能無法充分適應晶片選擇信號之路由,此乃因該改良可顯 著增加製造製程之成本及/或複雜性。舉例而言,可用於 在最後金屬化層路由信號之技術可包括(1)控制毗鄰半導體 153805.doc 201140783 晶粒102形成(或避.免形成)導電凸塊;(2)將信號路由返回 至下部金屬化層;(3)向信號路由結構1〇8添加控制閘極(例 如’ MOSFET) ; (4)以不同方式對半導體晶粒1〇2之每一者 實施圖案化;及(5)在半導體晶粒1〇2上添加再分佈層(未顯 示)。 本發明者亦認識到,先鑽孔製程可對半導體晶粒1〇2之 電可靠性造成不利影響,此乃因在信號路由結構1〇8形成 期間半導體晶粒丨〇2中信號路由結構i 〇8與積體電路(未顯 示)間之電觸點可能受到損壞。下文參照圖2A-2N論述用於 解決先鑽孔及後鑽孔製程之至少一些上述缺點之製程之一 些貫施例。 圖2A-2N係根據本技術實施例之經歷用於形成圖丨中所 顯不半導體晶粒102之一些實施例之製程的半導體基板1〇6 之一部分的示意性剖視圖。在下列說明中,類似處理作業 可利用大致類似之處理技術。因此,為簡便起見,用於實 施處理作業(例如,對所沈積材料實施圖案化、去除部分 介電材料、沈積導電材料等)之適宜技術僅描述一次。 如圖2A中所顯示,該製程可包括在半導體基板ι〇6之第 一側10 6 a中及/或在其上形成積體電路丨丨8。在所圖解說明 實施例中,出於圖解說明目的,積體電路118係作為具有 源極120a、汲極12仙及閘極122之場效電晶體示意性地顯 不。在其他實施例中,積體電路118亦可包括垂直電晶 體、三維電晶體、電容器及/或其他形成動態隨機存取記 憶體(DRAM)及/或其他適宜電子裝置之適宜電組件。 153805.doc 201140783 該製程可包括在半導體基板106上形成絕緣體124。在所 圖解說明實施例中,絕緣體124包括四個氧化矽、氮化石夕 及/或其他適宜電介質之層(分別個別地識別為第一至第四 絕緣材料124a - 124d)。在其他實施例中,絕緣體124亦可 包括另一期望數量的電介質及/或其他適宜絕緣材料。用 於形成絕緣體124之技術可包括熱氧化、化學氣相沈積 (「CVD」)、原子層沈積(「ALD」)、旋塗玻璃及/或其他 適宜技術。 該製程亦可包括在絕緣體124中形成導電鏈路126,其電 連接至積體電路118。在一個實施例中,形成導電鏈路126 包括使用光微影及/或其他適宜技術對絕緣體124實施圖案 化’及經由濕姓刻、乾蚀刻、反應性離子姓刻及/或其他 適宜技術去除一部分圖案化絕緣體124以形成孔127。然後 可使用導電材料129(例如,鋼、紹、金及/或其他適宜導電 材料)經由物理氣相沈積(PVD)、CVD、ALD、電鍍及/或 其他適宜技術來填充孔127。在其他實施例中,除上述作 業以外或替代該等作業,形成導電鏈路126可包括其他處 理作業。 該製程可包括形成第一金屬化層128a,其藉由以下方式 實施··在絕緣體124上形成第一電介質130,根據期望金屬 路由輪廓對第一電介質130實施圖案化,去除一部分第一 電介質130以在第一電介質130中形成溝槽、通道及/或其 他開口 135 ’及在開口 135中沈積導電材料137(例如,鋼、 18 '金及/或其他適宜導電材料)。該製程然後可包括在第 153805.doc 201140783 一金屬化層U8a上形成第一障壁132(例如,由Applied
Materials 公司,Santa Clara,California提供之 BLOK)及在 第一障壁132上沈積第二電介質134(例如,氧化矽)。第二 電介質134包括靠近第一障壁132之第一表面13物及與第一 表面134a相對之第二表面134b。 在形成第一金屬化層128a後,圖2B-2H圖解說明用於在 半導體基板106中形成穿透基板互連11 (^圖丨)之穿透基板互 連开> 成製程模組(下文稱為「TS V模組」)。如圖2B中所顯 示,TSV模組可包括經由旋塗及/或其他適宜技術在第二電 介質134上沈積第一光阻劑136。然後可對第一光阻劑136 貫施圖案化以形成第一開口 13 8。本文所用術語「光阻 劑」通常係指當暴露於電磁輻射時可發生化學改質之材 料。該術語涵蓋經構造以使當藉由電磁輻射活化時可溶之 正性光阻劑及經構造以使當藉由光活化時可溶之負性光阻 劑。 如圖2C中所顯示,TSV模組可包括在半導體基板ι〇6中 形成互連孔丨4〇。互連孔M0可藉由以連續作業方式經由開 口 138自第一電介質13〇、第一障壁132、第二電介質丨3斗、 絕緣體124及至少一部分半導體基板1〇6去除材料來形成。 在其他實施例中,形成互連孔140可包括第一材料去除作 業(例如,使用濕蝕刻)以去除一部分第一電介質13〇、第一 障壁"2、第二電介質134及絕緣體⑵;及第二材料去除 作業(例如,使用反應性離子蝕刻)以去除一部分半導體美 板 106 〇 153805.doc 201140783 如圖2D中所顯示,TSV模組可進一步包括去除第一光阻 劑136及依序在互連孔14〇中形成孔絕緣體142、孔障壁144 及晶種材料146»孔絕緣體142可包括經由熱氧化、evD、 ALD及/或其他適宜技術形成之氧化硬、氮化石夕及/或其他 適宜絕緣材料。孔障壁144可包括經由脈衝化學氣相沈積 (「pCVD」)、離子物理氣相沈積(「iPVD」)' ALD及/或 其他適宜技術形成之钽(Ta)、鎢(w)、氮化鈦(TiN)、及/或 其他適宜障壁材料。晶種材料144可包括經由pCVD、 iPVD、ALD及/或其他適宜技術沈積得到之銅、鎢、及/或 其他適宜導電材料。 如圖2E中所顯示,TSV模組亦可包括在晶種材料146上 沈積第二光阻劑148。然後可對第二光阻劑實施圖案化 以形成第二開口 15〇。如圖2F中所顯示,TSV模組可包括 經由第二開口 150用第一導電材料152填充互連孔14〇以形 成穿透基板互連11〇。第一導電材料152包括位於互連孔 140中之第一部分152&及延伸超過第二電介質134之第二部 分15孔。第一導電材料152可包括銅、鋁、鎢、金及/或具 有上述成份之合金。在具體實施例中,第一導電材料152 包括引入至互連孔140中之電解銅。電解鋼與無電沈積之 材料相比且與焊料相比具有增強之純度。舉例而言,第一 導電材料152可為至少90%銅且在某些情形下為99%銅。然 後可去除第二光阻劑148。 如圖2G中所顯示,隨後可去除第一導電材料152之第二 部分152b(圖2F)以使第一導電材料152之第一部分ls2a與第 153805.doc , _ 201140783 二電介質134之第二表面13仙大致處於平面。用於去除第 一導電材料152之第二部分152b之技術可包括化學-機械拋 光(「CMP」)、電化學-機械拋光(「ECMP」)及/或其他適 宜技術。如圖2H中所顯示,TSV模組可視情況包括在第二 電介質134之第二表面134b及第一導電材料152之第一部分 152a上沈積第二障壁154(例如,由Applied Materials公 司,Santa Clara, California提供之BLOK)。在其他實施例 中,可省略第二障壁154之沈積。 儘管上文所論述之TSV模組包括對第二光阻劑148實施 沈積及圖案化’但在某些實施例中’可省略第二光阻劑 148。取而代之,TSV模組可包括沈積第一導電材料152 , 其中第一部分152a在互連孔140中且第二部分152b實質上 覆盍第二電介質134之第二表面134b。隨後,可去除第二 部分心之至少-部分以產生如圖2G中所顯示之穿透基板 互連1 10。 在TSV模組後,該製程可包括形成第二金屬化層。如圖 21中所顯示,該製程可包括在可選第二障壁154上形成第 三電介質156。第三電介質156包括靠近可選第二障壁… 之第-表面156a及與第一表面156a相對之第二表面㈣。 然後,可形成穿透第三電介質156、可選第二障壁⑸及第 二電介質134通往第—今屬於爲+ a 金屬化層128a之複數個第一導通孔 159° 該製程然後可包括在第二雷介皙 仕弟一電;丨質156上沈積第三光阻 158及對第三光阻劑ι5 實細》圖案化以形成對應於第二金屬 153805.doc 201140783 化層128b(未顯示)之期望路由輪靡之第三開σΐ6ϋ。如圖2j 中所顯示,該製程可包括去除—部分第三電介質⑼及視 情況一部分第二障壁154以形成開口 162。開口 162暴露第 二電介質134之第二表面13仆之至少一部分及第一導電材 料152之第一部分152a之上表面。 如中圖2K所顯示,該製程可包括用第二導電材料“斗填 充開口 162及第一導通孔159且隨後去除開口 162外部過多 的第二導電材料164以使第二導電材料164與第三電介質 156之第二表面156b大致處於平面。在所圖解說明實施例 中,第二導電材料i 64包括第一部分丨64a、橫向延伸遠離 第一部分164a之第二部分164b、及位於第一導通孔159中 之第三部分164c。第二導電材料164之第一部分16牝與穿 透基板互連110之第一導電材料152之第一部分152a直接實 體接觸。第二導電材料164之第三部分164c電連接至第二 部分164b及第一金屬化層128a。 在一個實施例中’第二導電材料164包括與第一導電材 料15 2相同之組成(例如,銅)。因此,第一導電材料1 $ 2及 第二導電材料164可大致相同(在圖2K中使用虛線來顯示第 一導電材料152與第二導電材料164間之人為分界線)。在 其他實施例中,第二導電材料164可包括至少部分地不同 於第一導電材料152之組成。因此,第一金屬化層128a經 由第二導電材料164電連接至穿透基板互連110。 在形成第二金屬化層128b後,該製程可包括在半導體基 板106上形成額外金屬化層。舉例而言,圖2L及2M圖解說 153805.doc -12- 201140783 明形成第三金屬化層128c之作業。如圖2L中所顯示,該製 程可包括在第三電介質156之第二表面15 6b及第二金屬化 層128b上沈積第四電介質166。所沈積第四電介質166具有 靠近第三電介質156之第一表面166a及與第一表面16以相 對之第二表面166b。該製程可然後包括實施圖案化及去除 一部分第四電介質166以形成複數個自第四電介質166之第 二表面166b延伸至第二金屬化層128b之第二導通孔168。 然後可根據與彼荨參照圖21及2 J所闡述者大致類似之作 業形成第三金屬化層128c。如圖2M中所顯示,第三金屬 化層128c包括第三導電材料17〇,其經由第二導通孔168電 連接至第二金屬化層128b。在所圖解說明實施例中,第三 導電材料170具有與第一導電材料152及第二導電材料ι64 相同之組成(例如’銅)。在其他實施例中,第三介電材料 170可具有不同於第一介電材料152及/或第二介電材料164 之組成。 在某些實施例中,該製程亦可包括對半導體基板1〇6實 施處理以在半導體基板106中及/或在其上形成額外特徵。 舉例而言,如圖2N中所顯示,可使用機械或化學_機械技 術自第二侧106b去除一部分半導體基板1〇6以暴露穿透基 板互連110。然後可將導電組件丨72(例如,導電柱、焊料 球、焊料凸塊、再分佈層、穿透矽導通孔螺柱及/或其他 適且之互連裝置)附接至穿透基板互連110用以與外部組件 (未顯示)互連。 儘管圖2A_2M中僅圖解說明第一金屬化層118a、第二金
S 153805.doc 13· 201140783 屬化層128b及第三金屬化層128c,但在某些實施例中,該 製程可包括藉由重複至少上文參照圖儿及2M所論述作業 中之些來形成四個、五個或任一期望數量的金屬化層。 在此等實施例中,穿透基板互連11〇可電連接至第二金屬 層128b第二金屬化層128c或N-1金屬化層(未顯示)。 上述製程之一些實施例可降低損壞第一金屬化層128&與 導電鏈路126間之電連接之風險。本發明者已觀察到在形 成第一金屬化層128a之前形成穿透基板互連11〇會在第一 金屬化層128a與導電鏈路126之間產生有缺陷的電連接。 不欲受理論限制,據信在形成第一金屬化層128a期間的一 二作業(例如,沈積導電材料、去除多餘的導電材料等)可 貫質上減弱及/或損壞第一金屬化層丨28a與導電鏈路丨26間 之電連接。因此,藉由在形成第一金屬化層128&後形成穿 透基板互連110可降低產生有缺陷的電連接之風險。 上述製程之一些實施例與習用技術相比亦會更成本有效 且更靈活。舉例而言,穿透基板互連丨1〇與金屬化層之間 電連接之選擇可推遲到晚於先鑽孔製程之處理階段進行。 因此,可增加通用中間產品(即,部分形成金屬化層之半 導體晶粒)之數量以便在對半導體晶粒1〇2之最終連接組態 做出決定刖生產官理人員能夠連續生產半導體晶粒1 。 儘管上文參照圖2A-2N論述形成第二金屬化層128b並將 其連接至穿透基板互連11〇之特定作業,但在其他實施例 中,可使用額外及/或不同製程作業形成第二金屬化層 128b並將其連接至穿透基板互連11〇。舉例而言圖 153805.doc •14· 201140783 係本技術額外實施例之經歷用於形成圖丨中所顯示半導體 晶粒102之一些實施例之製程的半導體基板之—部分的示 意性剖視圖。如圖3 A中所顯示,該製程可包括在半導體基 板106中及/或在其上形成積體電路118,形成導電鏈路 126、第一金屬化層128a並在第一金屬化層1283上形成第 一障壁132,如上文參照圖2A所述。 與圖2A中所顯示實施例不同,圖3B中所顯示製程可包 括在第一障壁132上沈積第二電介質134之前利用Tsv模 組,如上文參照圖2B-2H所論述。隨後,可在第一障壁132 及穿透基板互連110上形成第二電介質134。因此,穿透基 板互連110與第一障壁132可大致處於平面且可直接接觸第 一電介質134之第一表面134a。 如圖3C中所顯示’該製程可包括在第二電介質134上沈 積第三電介質156。因此,第三電介質156之第一表面i56a 可直接接觸第二電介質134之第二表面134b。該製程可包 括在第二電介質134及第三電介質156中形成穿透第三電介 質156、第二電介質134及障壁132之複數個存取導通孔 180 °存取導通孔18〇包括(丨)大致對應於穿透基板互連ιΐ〇 之存取導通孔180之第一組180a ;及(2)大致對應於第一金 屬化層128a之存取導通孔ι80之第二組18〇13。 該製程然後可包括在第三電介質156上沈積光阻劑182及 對光阻劑182實施圖案化以形成對應於第二金屬化層128b 期望路由輪廓之開口 1 84。如圖3E中所顯示,該製程可包 括去除—部分第三電介質156以形成開口 186。開口 186暴 153805.doc 5 -15- 201140783 露第二電介質134之第- 弟一表面13仆之至少一部分並與存取 導通孔180中之至少一些連通。 如圖3F中所顯示,該製程可包括用第二導電材料164填 充開口 186及存取導通孔18〇。然後可去除開口 186外多餘 的第二導電材料164,以使第二導電材料164與第三電介質 156之第二表面156b大致處於平面。第二導電材料164包括 第一部分164a、橫向延伸遠離第一部分16乜之第二部分 164b、位於存取導通孔18〇之第一組18〇&中之第三部分 164c、及位於存取導通孔18〇之第二組以肋中之第四部分 164d。第二導電材料164之第三部分16軋使第二導電材料 164之第一部分164a電連接至穿透基板互連丨⑺。第二導電 材料164之第四部分16牝使第二導電材料164之第二部分 164b電連接至第一金屬化層丨28a。如參照圖2[_2ν所論 述,該製程然後可包括形成額外金屬化層及實施後續處 理。 圖4 A-4F係根據本技術其他實施例之經歷用於形成圖1中 所顯示半導體晶粒1 〇2之一些實施例之製程的半導體基板 100之一部分的示意性剖視圖。如圖4A中所顯示,該製程 可包括在半導體基板1〇6中及/或在其上形成積體電路 118’形成導電鏈路126、第一金屬化層128a並在第一金屬 化層128a上形成第一障壁132,如上文參照圖2A所論述。 該製程亦可包括形成第二金屬化層128b,如上文參照圖 2H-2K所論述。該製程然後可視情況包括在第二金屬化層 12 8b上沈積第二障壁154。 153805.doc • 16 - 201140783 如圖4B中所顯示,該製程可包括在第二障壁154上形成 第四電介質166及在第四電介質166上沈積光阻劑19〇。然 後可對光阻劑190實施圖案化以形成對應於一部分第二金 屬化層128b及穿透基板互連11〇(未顯示)之開口 192。因 此’使-部分第四電介質166及下伏第二障壁154暴露於開 口 192(下文稱為暴露部分194)中。 如中圖4C所顯示,該製程可包括在半導體基板ι〇6中形 成互連孔14G及去除暴露部分194(圖4B)。在-個實施例 中,可形成互連孔140並可在一個連續作業中使用相移遮 罩、漏絡遮罩(leaky_chr〇me mask)及/或其他適宜技術去除 暴路邛刀194。在另一實施例中,可利用大致對應於互連 孔140之第-遮罩(未顯示)進行姓刻以形成互連孔⑷。可 利用大致對應於暴露部分194之第二遮罩(未顯示)去除暴露 4刀194 〇在其他實施例中,可經由其他適宜技術去除暴 露部分194。 ' 如圖4D中所顯不,該製程可包括在互連孔刚中形成孔 、”邑緣體142在所圖解&明實施例中,孔絕緣體142包括位 於互連孔140中之第一部分142&及位於互連孔⑷外之第二 P刀b第一 σ卩分142b至少部分地重疊並直接接觸第二 金屬化層128b。在其他實施例中,藉由使用(例如)在形成 孔絕緣體142時所用大致對應於互連孔14()之光罩孔絕緣 體142可僅包括第一部分142a。 如圖4E中所顯示’該製料包括至少部分地去除孔絕緣 體142之第二部分142b及暴露第二金屬化層128b。在一個 153805.doc • 17- 201140783 貫施例中,可經由間隔物蝕刻部分地去除第二部分丨42b。 因此,第二部分142b之一部分142c仍位於第二金屬化層 128b上。在其他實施例中,可經由雷射燒蝕及/或其他適 且技術部分地去除第二部分丨42b。在其他實施例中,可完 全去除第二部分142b » s玄製程然後可包括在互連孔丨4〇中沈積孔障壁i 44及晶種 材料146,如上文參照圖2C所論述。然後,該製程可包括 用第一導電材料152填充互連孔140,及自第四電介質166 去除多餘的第一導電材料丨52。 如圖4F中所顯示’穿透基板互連11〇包括位於互連孔丨扣 中之垂直區段11 0a及位於互連孔14〇外之水平區段11 〇b。 水平區段110b向第二金屬化層1281?橫向延伸以使至少一部 刀水平區段110b直接接觸第二金屬化層i28b之上表面。該 製程可視情況包括在第四電介質166及穿透基板互連11〇上 形成第三障壁196。該製程然後可包括如參照圖2L 2N所論 述形成額外金屬化層及實施後續處理以產生圖4E中所顯示 之半導體晶粒102。 依據前文所述,應瞭解,本文已出於圖解說明目的闡述 了本技術之特定實施例,但可在不背離本技術之前提下做 出各種修改。除其他實施例之元件以外或替代該等元件, 一個實施例之許多元件可與其他實施例組合。因此,本技 術僅受隨附申請專利範圍限制。 【圖式簡單說明】 圖1係本技術實施例之具有堆疊晶粒之微電子封裝的示 153805.doc • 18 - 201140783 意性剖視圖。 圖2A-2N係本技術實施例之經歷可用於形成圖!中所顯 示半導體晶粒之一些實施例之製程的半導體基板之一部分 的示意性剖視圖。 圖3 A-3F係本技術額外實施例之經歷可用於形成圖丨中所 顯示半導體晶粒之一些實施例之製程的半導體基板之—部 分的示意性剖視圖。 圖4A-4F係本技術其他實施例之經歷可用於形成圖1中所 顯示半導體晶粒之一些實施例之製程的半導體基板之—部 分的示意性剖視圖》 【主要元件符號說明】 100 微電子封裝 102 半導體晶粒 102a 第一半導體晶粒 102b 第二半導體晶粒 102c 第三半導體晶粒 102d 第四半導體晶粒 104 導電耦合器 106 半導體基板 106a 半導體基板之第一 106b 半導體基板之第二 108 信號路由結構 110 穿透基板互連 110a 第一穿透基板互連 153805.doc -19. 201140783 110b 第二穿透基板互連 110c 第三穿透基板互連 llOd 第四穿透基板互連 112 接合墊 112a 第一接合墊 112b 第二接合墊 112c 第三接合墊 112d 第四接合墊 112e 第五接合墊 114 輸入/輸出緩衝器 116 晶片選擇緩衝器 118 積體電路 120a 源極 120b 汲極 122 閘極 124 絕緣體 124a 第一絕緣材料 124b 第二絕緣材料 124c 第三絕緣材料 124d 第四絕緣材料 126 導電鏈路 127 子L 128a 第一金屬化層 128b 第二金屬化層 • 20- 153805.doc 201140783 128c 第三金屬化層 129 導電材料 130 第一電介質 132 第一障壁 134 第二電介質 134a 第二電介質之第一表面 134b 第二電介質之第二表面 135 開口 136 第一光阻劑 137 導電材料 138 第一開口 140 互連孔 142 孔絕緣體 142a 孔絕緣體之第一部分 142b 孔絕緣體之第二部分 142c 孔絕緣體之第二部分之一部分 144 孔障壁 146 晶種材料 148 第二光阻劑 150 第二開口 152 第一導電材料 152a 第一導電材料之第一部分 152b 第一導電材料之第二部分 154 第二障壁 153805.doc -21 - 201140783 156 第三 156a 第三 156b 第三 158 第三 159 第一 160 第三 162 開口 164 第二 1 64a 第二 164b 第二 164c 第二 164d 第二 166 第四 166a 第四 166b 第四 168 第二 170 第三 172 導電 180 存取 180a 第一 180b 第二 182 光阻 184 開口 186 開口 電介質 電介質之第一表面 電介質之第二表面 光阻劑 導通孔 開口 導電材料 導電材料之第一部分 導電材料之第二部分 導電材料之第三部分 導電材料之第四部分 電介質 電介質之第一表面 電介質之第二表面 導通孔 介電材料 組件 導通孔 組存取導通孔 組存取導通孔 劑 153805.doc 22- 201140783 190 光阻劑 192 開口 194 暴露部分 196 第三障壁 s 153805.doc 23-
Claims (1)
- 201140783 七、申請專利範圍: 1· 一種半導體裝置,其包含: 一半導體基板; 第一金屬化層及弟二金屬化層,該第二金屬化層與該 半導體基板間隔開,其中該第一金屬化層位於其間;及 一導電互連’其至少部分延伸穿透該半導體基板; 其中該第一金屬化層係經由該第二金屬化層與該導電 互連電接觸。 2.如請求項1之半導體裝置,其中: 該半導體基板包括第一側及第二側; 該第二金屬化層包括大致對應於該導電互連之第一部 分及自該第一部分橫向延伸之第二部分;且 該半導體裝置亦包括: 、’、邑緣體,其位於該半導體基板之該第一側與該第 一金屬化層之間; 一積體電路’其位於該半導體基板之上或其中; 一導電鏈路,其至少部分地位於該絕緣體中,該導 電鏈路係位於該積體電路與該第一金屬化層之間; 電介質’其位於該第一金屬化層與該第二金屬化 層之間;且 該電介質包括直接位於該第一金屬化層與該第二金 屬化層之該第二部分間之導電導通孔; 該導電互連包括第一端及第二端,該導電互連之該第 端與該第一金屬化層之該第一部分直接接觸;及 153805.doc 201140783 一焊料球,其在該半導體基板之該第二側附接至該導 電互連之該第二端。 3_如請求項1之半導體裝置,其中: 該半導體基板包括第一側及第二側; «亥第二金屬化層包括大致對應於該導電互連之第一部 分及自該第一部分橫向延伸之第二部分;且 s亥半導體裝置亦包括: 一絕緣體’其位於該半導體基板之該第一側與該第 一金屬化層之間; 一積體電路’其位於該半導體基板之上或其中; 一導電鏈路,其至少部分位於該絕緣體中,該導電 鏈路延伸於該積體電路與該第一金屬化層之間;及 一電介質,其位於該第一金屬化層與該第二金屬化 層之間; 該導電互連包括第一端及與該第一端相對之第二端; 該電介質包括第一導電導通孔及與該第一導電導通孔 間隔開之第二導電導通孔,該第一導電導通孔直接位於 S亥第一金屬化層與該第二金屬化層之該第二部分之間, 該第二導電導通孔直接位於該第二金屬化層之該第一部 分與該導電互連之該第一端之間;及 —焊料球’其在該半導體基板之該第二側附接至該導 電互連之該第二端。 4.如請求項1之半導體裝置,其中: 该半導體基板包括第一側及第二側; 153805.doc -2- 201140783 該第二金屬化層包括第一金屬化表面及與其相對之第 二金屬化表面;且 該半導體裝置亦包括: 一絕緣體,其位於該半導體基板之該第一側與該第 一金屬化層之間; 一積體電路’其位於該半導體基板之上或其中; 一導電鏈路,其至少部分位於該絕緣體中,該導電 鏈路係位於該積體電路與該第一金屬化層之間; 一電介質,其位於該第一金屬化層與該第二金屬化 層之間;且 該電介質包括直接位於該第一金屬化層與該第二金 屬化層間之導電導通孔; 該導電互連包括: 一孔,其至少部分地於該半導體基板之該第—側與 該第二侧之間延伸; 於該孔中之導電材料之第一區段; 於該孔外部之該導電材料之第二區段; 該導電材料之該第二區段在該第一區段上橫向延 伸;且 β亥第二區段係與該第二金屬化層之該第二金屬化表 面之至少一部分直接接觸;及 一焊料球,其在該半導體基板之該第二側附接至該導 電互連之該第二端。 χ 5·如請求項1之半導體裝置,其中: S 153805.doc 201140783 金屬 之該第 二端與 該半導體裝置亦包括在該第—金屬化層與該第 化層之間之電介質;且 該導電互連包括第―端及第二端,該導電互連 一端與該電介質之該第二表面大致成平面,該第 該第一端相對。 6.如請求項1之半導體裝置,其中: 該半導體裝置亦包括在該第_金屬化層與該 貧屬 化層之間之電介質;且 該導電互連包括第一端及第二端,該導電互連之該第 一端係與該第二金屬化層直接接觸,該第二端係與該第 一端相對。 7·如請求項1之半導體裝置,其中: 该第一金屬化層包括大致對應於該導電互連之第—部 分及自該第一部分橫向延伸之第二部分; 該半導體裝置亦包括在該第一金屬化層與該第二金屬 化層之間之電介質’該電介質具有與該第一金屬化層直 接接觸之第一表面及與該第二金屬化層之該第.二部分直 接接觸之第二表面;且 該導電互連包括第一端及第二端,該導電互連之該第 一端與該第二金屬化層之該第一部分直接接觸,該第二 知係與該第一端相對。 8.如請求項丨之半導體裝置,其中: 該第一金屬化層包括靠近該半導體基板之第一金屬化 表面及與該第一金屬化表面相對之第二金屬化表面;且 153805.doc -4- 201140783 該導電互連包括第一端及第二端,該導電互連之該第 一端與該第一金屬化層之該第二金屬化表面大致齊平, 該第二端係與該第一端相對。 9·如請求項1之半導體裝置,其中: »亥半導體裝置亦包括在該第一金屬化層與該第二金屬 化層之間之電介質,該電介質具有與該第—金屬化層直 接接觸之第一表面及與該第一表面相對之第二表面,該 第二表面係與該第二金屬化層直接接觸; 該電介質包括第一導電導通孔及與該第—導電導通孔 間隔開之第二導電導通孔; 該第一導電導通孔係直接位於該第一金屬化層與該第 二金屬化層之間;且 該第二導電導通孔係直接位於該第二金屬化層與該導 電互連之間。 10·如請求項1之半導體裝置,其中該導電互連包括: 一孔,其至少部分地於該半導體基板中延伸; 於該孔中之導電材料之第一區段; 於該孔外部之該導電材料之第二區段;且 該導電材料之該第二區段自該孔橫向延伸且與該第二 金屬化層直接接觸。 11_ 一種半導體裝置,其包含: 一半導體基板; & 導體基板所攜載之複數個金屬路由層,該複數個 金屬路由層包括1、2、 、总丄士人, L…N(N係大於3之正整數)個金 153805.doc 201140783 屬路由層;及 一導電互連,其至少部分地延伸穿透該半導體基板, 該導電互連包括靠近該金屬路由層之一端; 其中該導電互連之該端延伸超過該第一金屬路由層或 至少與其大致齊平。 12. 如請求項11之半導體裝置,其中該導電互連之該端延伸 超過第N-2個金屬路由層或與其大致齊平。 13. 如請求項11之半導體裝置,其中: 該導電互連之該端延伸超過該第N_2個金屬路由層或 與其大致齊平;且 第N-1個金屬路由層將該第n-2個金屬路由層電連接至 該導電互連。 M.如請求㈣之半導體裝置,其中該導電互連之該端與該 第N-1個金屬路由層直接接觸。 .如請求項U之半導體裝置,其進—步包含在該導電互連 之該端與該第N-1個金屬路由層之間之導電導通孔。 請求項U之半導體裝置…該導電互連:該端包括 第-區段及自該第一區段橫向延伸之第二區段,該第二 區段與該第N-1個金屬路由層直接接觸。 17. —種製造半導體裝置之方法,其包含: 金屬化層; ,形成至少部分位於該半 導 在半導體基板上形成第一 在形成該第一金屬化層後 體基板中之互連孔; 用導電材料填充該互連孔;及 153805.doc 201140783 在该第一金屬化層上形成第二金屬化層,該第二金屬 化層係與該互連孔中之該導電材料電接觸。 18.如請求項π之方法,其中: 形成互連孔包括: 在該第一金屬化層上沈積第一電介質; 對該第一電介質實施圖案化並形成大致對應於該互 連孔之開口;及 經由該開口蝕刻該第一電介質及該半導體基板; 填充該互連孔包括: 將第一導電材料引入該互連孔中;及 去除該互連孔外部過多的第一導電材料;且 形成第二金屬化層包括: 在該第一電介質及該互連孔中之該導電材料上沈積 第二電介質; 基於該第二金屬化層之期望輪廓對所沈積之第二電 介質實施圖案化;及 在該圖案化第二電介質中形成導通孔及凹陷,該導 通孔暴露該第一金屬化層之至少一部分,該凹陷暴露 該互連孔中之該第一導電材料之至少一部分;及 用第二導電材料填充該導通孔及該凹陷,該第二導 電材料具有與該互連孔中之該第一導電材料直接接觸 之第一部分及該導通孔中與該第一金屬化層直接接觸 之第二部分。 19·如請求項17之方法,其中: 153805.doc 201140783 形成互連孔包括: 對具有該第一金屬化層之該+導體S板實施圖案化 並形成大致對應於該互連孔之開口;及 經由該開口蝕刻該半導體基板; 填充該互連孔包括: 將第一導電材料引入該互連孔中;及 去除該互連孔外部過多的第一導電材料;且 形成第二金屬化層包括: 在該第一金屬化層及該互連孔中之該第一導電材料 上沈積第一電介質; 在該第一電介質中形成第一導通孔及第二導通孔, 1»玄第導通孔暴露該第一金屬化層之至少一部分,該 第二導通孔暴露該互連孔中之該第一導電材料之至少 一部分; 在該第一電介質上沈積第二電介質; 基於该第二金屬化層之期望輪廓對所沈積之第二電 介質實施圖案化; 在§亥圖案化第二電介質中形成凹陷,該凹陷大致對 應於該第二金屬化層之該期望輪廓;及 用第二導電材料填充該第一導通孔及該第二導通孔 及該凹陷。 20.如請求項17之方法,其中: 形成第二金屬化層包括: 在該第一金屬化層上沈積第一電介質; 153805.doc 201140783 基於該第二金屬化層之期望輪廓對該第一電介質實 施圖案化; 在該第一電介質中形成導通孔及凹陷,該凹陷大致 對應於該第二金屬化層之該期望輪廓;及 用第一導電材料填充該導通孔及該凹陷;且 形成互連孔包括: 在δ亥第一金屬化層及該第一電介質上沈積第二電介 質; 對該第二電介質實施圖案化並形成大致對應於該互 連孔及該第二金屬化層之至少一部分的開口; 經由該開口蝕刻該第一電介質及該第二電介質及該 半導體基板; 在該互連孔中及該第二金屬化層上沈積絕緣材料; 去除該第二金屬化層上之該絕緣材料之至少一部 分;及 經由該開口用第二導電材料填充該互連孔,該第二 導電材枓之至少一部分與該第二金屬化層直接接觸。 21_如請求項17之方法,其中: 該導電材料係第一導電材料;且 形成第二金屬化層包括: 在該互連孔中之該導電材料上沈積電介質; 在該電介質中形成凹陷,該凹陷暴露該互連孔中之 該導電材料之至少一部分;及 用第二導電材料填充該凹陷,該第二導電材料具有 153805.doc 201140783 、'^ 連孔中之該第一導電材料直接接觸之第一部分 及自s亥第—部分橫向延伸之第二部分。 22.如請求項17之方法,其中: 該導電材料係第一導電材料;且 形成第二金屬化層包括: 在該第一金屬化層及該互連孔中之該第一導電材料 上沈積電介質; 在該電介質中形成第—導通孔及第二導通孔,該第 一導通孔暴露該第一金屬化層之至少一部分,該第二 導通孔暴露該互連孔中之該第一導電材料之至少一部 分;及 用第二導電材料填充該第一導通孔及該第二導通 孔。 23_如請求項17之方法,其中: 該導電材料係第一導電材料;立 形成互連孔包括: 在該第二金屬化層上沈積電介質; 形成穿透該電介質及該半導體基板之該互連孔; 暴露該第二金屬化層之至少一部分;及 在該互連孔中及該第二導電材料之該暴露部分上沈 積第二導電材料。 24. —種製'造半導體裝置之方法,其包含: 在半導體基板上形成第一、第二、…、及第N個金屬 化層,N係不小於3之正整數; 153805.doc •10- 201140783 至少在形成該第一金屬化層後,形成至少部分位於該 半導體基板中之互連孔;及 用導電材料填充該互連孔,該導電材料與該等金屬化 層中之至少一者電接觸。 25. 如請求項24之方法,其中形成互連孔包括在形成第 個金屬化層後,形成至少部分位於該半導體基板中之該 互連孔。 26. 如請求項24之方法,其中: 形成互連孔包括在形成該第N-2個金屬化層後,形成 至少部分位於該半導體基板中之該互連孔;且 形成第一、第二、…、及第N個金屬化層包括在用該 導電材料填充該互連孔後形成第N-1個金屬化層。 27. 如請求項24之方法,其中: 形成互連孔包括在形成該第N-2個金屬化層後,形成 至少部分位於該半導體基板中之該互連孔; 形成第一、第二、…、及第N個金屬化層包括在用該 導電材料填充該互連孔後形成該第N- 1個金屬化層;且 該方法進一步包括使該第N-1個金屬化層與該互連孔 中之該導電材料直接接觸。 28. 如請求項24之方法,其中: 形成互連孔包括在形成該第N-2個金屬化層後,形成 至少部分位於該半導體基板中之該互連孔; 形成第一、第二、…、及第N個金屬化層包括在用該 導電材料填充該互連孔後形成該第N-1個金屬化層;且 S 153805.doc _π. 201140783 該方法進一步包括直接在該第Ν-l個金屬化層與該互 連孔中之該導電材料之間形成導電導通孔。 29.如請求項24之方法,其中: 形成互連孔包括在形成該第Ν-l個金屬化層後,形成 至少部分位於該半導體基板中之該互連孔;及 填充該互連孔包括用該導電材料填充該互連孔,其中 第一部分與該第N_1個金屬化層直接接觸且第二部分位 於該互連孔中。 3 0.如請求項24之方法,其中: 形成互連孔包括在形成該第N-1個金屬化層後,形成 至少部分位於該半導體基板中之該互連孔; 該方法進一步包括暴露該第Ν-l個金屬化層之至少一 部分;且 填充該互連孔包括將該互連孔引入該互連孔中及該第 Ν· 1個金屬化層之該暴露部分上。 153805.doc •12·
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/701,800 US8907457B2 (en) | 2010-02-08 | 2010-02-08 | Microelectronic devices with through-substrate interconnects and associated methods of manufacturing |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201140783A true TW201140783A (en) | 2011-11-16 |
TWI474459B TWI474459B (zh) | 2015-02-21 |
Family
ID=44353051
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW100104184A TWI474459B (zh) | 2010-02-08 | 2011-02-08 | 具有穿透基板互連之微電子裝置及相關製造方法 |
Country Status (7)
Country | Link |
---|---|
US (4) | US8907457B2 (zh) |
EP (2) | EP4322215A2 (zh) |
KR (1) | KR101441776B1 (zh) |
CN (1) | CN102804370B (zh) |
SG (3) | SG10201907031QA (zh) |
TW (1) | TWI474459B (zh) |
WO (1) | WO2011097165A2 (zh) |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8907457B2 (en) | 2010-02-08 | 2014-12-09 | Micron Technology, Inc. | Microelectronic devices with through-substrate interconnects and associated methods of manufacturing |
US8786066B2 (en) * | 2010-09-24 | 2014-07-22 | Intel Corporation | Die-stacking using through-silicon vias on bumpless build-up layer substrates including embedded-dice, and processes of forming same |
WO2012061633A2 (en) * | 2010-11-03 | 2012-05-10 | Netlist, Inc. | Method and apparatus for optimizing driver load in a memory package |
US8502390B2 (en) | 2011-07-12 | 2013-08-06 | Tessera, Inc. | De-skewed multi-die packages |
US8513817B2 (en) | 2011-07-12 | 2013-08-20 | Invensas Corporation | Memory module in a package |
US8823165B2 (en) | 2011-07-12 | 2014-09-02 | Invensas Corporation | Memory module in a package |
KR20140069343A (ko) | 2011-10-03 | 2014-06-09 | 인벤사스 코포레이션 | 패키지의 중심으로부터 옵셋된 단자 그리드를 구비하는 스터드 최소화 |
US8653646B2 (en) | 2011-10-03 | 2014-02-18 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
US8441111B2 (en) | 2011-10-03 | 2013-05-14 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US8659140B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
US8345441B1 (en) | 2011-10-03 | 2013-01-01 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
WO2013052080A1 (en) | 2011-10-03 | 2013-04-11 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with orthogonal windows |
WO2013052373A1 (en) | 2011-10-03 | 2013-04-11 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US8629545B2 (en) | 2011-10-03 | 2014-01-14 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
US8659143B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
US8436457B2 (en) * | 2011-10-03 | 2013-05-07 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US9673132B2 (en) | 2012-04-27 | 2017-06-06 | Taiwan Semiconductor Manufacting Company, Ltd. | Interconnection structure with confinement layer |
US8787034B2 (en) | 2012-08-27 | 2014-07-22 | Invensas Corporation | Co-support system and microelectronic assembly |
US8848391B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support component and microelectronic assembly |
US8848392B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support module and microelectronic assembly |
US9368477B2 (en) | 2012-08-27 | 2016-06-14 | Invensas Corporation | Co-support circuit panel and microelectronic packages |
US10283854B2 (en) | 2012-10-08 | 2019-05-07 | Taoglas Group Holdings Limited | Low-cost ultra wideband LTE antenna |
US9064850B2 (en) * | 2012-11-15 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate via formation with improved topography control |
KR102041500B1 (ko) | 2013-03-08 | 2019-11-06 | 삼성전자 주식회사 | 반도체 패키지 |
US9070423B2 (en) | 2013-06-11 | 2015-06-30 | Invensas Corporation | Single package dual channel memory with co-support |
US9123555B2 (en) | 2013-10-25 | 2015-09-01 | Invensas Corporation | Co-support for XFD packaging |
US9865523B2 (en) | 2014-01-17 | 2018-01-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Robust through-silicon-via structure |
US9520370B2 (en) | 2014-05-20 | 2016-12-13 | Micron Technology, Inc. | Methods of forming semiconductor device assemblies and interconnect structures, and related semiconductor device assemblies and interconnect structures |
US9219053B1 (en) * | 2014-07-07 | 2015-12-22 | Macronix International Co., Ltd. | Three dimensional stacked multi-chip structure and manufacturing method of the same |
US9281296B2 (en) | 2014-07-31 | 2016-03-08 | Invensas Corporation | Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design |
US9691437B2 (en) | 2014-09-25 | 2017-06-27 | Invensas Corporation | Compact microelectronic assembly having reduced spacing between controller and memory packages |
DE102014115105B4 (de) | 2014-10-09 | 2023-06-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Halbleitereinrichtung und Verfahren zur Herstellung einer Halbleitereinrichtung |
US9484080B1 (en) | 2015-11-09 | 2016-11-01 | Invensas Corporation | High-bandwidth memory application with controlled impedance loading |
US9755310B2 (en) | 2015-11-20 | 2017-09-05 | Taoglas Limited | Ten-frequency band antenna |
FR3046878B1 (fr) * | 2016-01-19 | 2018-05-18 | Kobus Sas | Procede de fabrication d'une interconnexion comprenant un via s'etendant au travers d'un substrat |
KR102497205B1 (ko) | 2016-03-03 | 2023-02-09 | 삼성전자주식회사 | 관통전극을 갖는 반도체 소자 및 그 제조방법 |
US9679613B1 (en) | 2016-05-06 | 2017-06-13 | Invensas Corporation | TFD I/O partition for high-speed, high-density applications |
US11658069B2 (en) * | 2020-03-26 | 2023-05-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for manufacturing a semiconductor device having an interconnect structure over a substrate |
US11621219B2 (en) | 2021-02-18 | 2023-04-04 | Rockwell Collins, Inc. | Method and apparatus for through silicon die level interconnect |
US20230036572A1 (en) * | 2021-07-29 | 2023-02-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure formation in a semiconductor device |
Family Cites Families (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5173442A (en) * | 1990-07-23 | 1992-12-22 | Microelectronics And Computer Technology Corporation | Methods of forming channels and vias in insulating layers |
US6620731B1 (en) * | 1997-12-18 | 2003-09-16 | Micron Technology, Inc. | Method for fabricating semiconductor components and interconnects with contacts on opposing sides |
US7449098B1 (en) * | 1999-10-05 | 2008-11-11 | Novellus Systems, Inc. | Method for planar electroplating |
US6107186A (en) * | 1999-01-27 | 2000-08-22 | Advanced Micro Devices, Inc. | High planarity high-density in-laid metallization patterns by damascene-CMP processing |
US6221769B1 (en) * | 1999-03-05 | 2001-04-24 | International Business Machines Corporation | Method for integrated circuit power and electrical connections via through-wafer interconnects |
US6455425B1 (en) * | 2000-01-18 | 2002-09-24 | Advanced Micro Devices, Inc. | Selective deposition process for passivating top interface of damascene-type Cu interconnect lines |
US6524926B1 (en) * | 2000-11-27 | 2003-02-25 | Lsi Logic Corporation | Metal-insulator-metal capacitor formed by damascene processes between metal interconnect layers and method of forming same |
US6638688B2 (en) * | 2000-11-30 | 2003-10-28 | Taiwan Semiconductor Manufacturing Co. Ltd. | Selective electroplating method employing annular edge ring cathode electrode contact |
US20020163072A1 (en) * | 2001-05-01 | 2002-11-07 | Subhash Gupta | Method for bonding wafers to produce stacked integrated circuits |
US6611052B2 (en) * | 2001-11-16 | 2003-08-26 | Micron Technology, Inc. | Wafer level stackable semiconductor package |
US6787460B2 (en) * | 2002-01-14 | 2004-09-07 | Samsung Electronics Co., Ltd. | Methods of forming metal layers in integrated circuit devices using selective deposition on edges of recesses and conductive contacts so formed |
US6642081B1 (en) * | 2002-04-11 | 2003-11-04 | Robert Patti | Interlocking conductor method for bonding wafers to produce stacked integrated circuits |
US6847077B2 (en) * | 2002-06-25 | 2005-01-25 | Agere Systems, Inc. | Capacitor for a semiconductor device and method for fabrication therefor |
US6800930B2 (en) * | 2002-07-31 | 2004-10-05 | Micron Technology, Inc. | Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies |
JP3972846B2 (ja) * | 2003-03-25 | 2007-09-05 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
JP3891299B2 (ja) * | 2003-05-06 | 2007-03-14 | セイコーエプソン株式会社 | 半導体装置の製造方法、半導体装置、半導体デバイス、電子機器 |
JP4130158B2 (ja) * | 2003-06-09 | 2008-08-06 | 三洋電機株式会社 | 半導体装置の製造方法、半導体装置 |
US7111149B2 (en) * | 2003-07-07 | 2006-09-19 | Intel Corporation | Method and apparatus for generating a device ID for stacked devices |
DE10331197B4 (de) | 2003-07-10 | 2012-09-06 | Deere & Company | Erntegutaufnahmevorrichtung mit Fördergurtzusammenbau |
US7364985B2 (en) * | 2003-09-29 | 2008-04-29 | Micron Technology, Inc. | Method for creating electrical pathways for semiconductor device structures using laser machining processes |
JP4340517B2 (ja) * | 2003-10-30 | 2009-10-07 | Okiセミコンダクタ株式会社 | 半導体装置及びその製造方法 |
US7091124B2 (en) * | 2003-11-13 | 2006-08-15 | Micron Technology, Inc. | Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices |
KR101064288B1 (ko) | 2004-01-09 | 2011-09-14 | 매그나칩 반도체 유한회사 | 반도체 소자의 콘택홀 형성 방법 |
JPWO2005101476A1 (ja) | 2004-04-16 | 2008-03-06 | 独立行政法人科学技術振興機構 | 半導体素子及び半導体素子の製造方法 |
TWI245379B (en) | 2004-05-19 | 2005-12-11 | Sanyo Electric Co | Semiconductor device and method for manufacturing same |
US7199050B2 (en) * | 2004-08-24 | 2007-04-03 | Micron Technology, Inc. | Pass through via technology for use during the manufacture of a semiconductor device |
US7575999B2 (en) * | 2004-09-01 | 2009-08-18 | Micron Technology, Inc. | Method for creating conductive elements for semiconductor device structures using laser ablation processes and methods of fabricating semiconductor device assemblies |
US20060246699A1 (en) * | 2005-03-18 | 2006-11-02 | Weidman Timothy W | Process for electroless copper deposition on a ruthenium seed |
FR2884645B1 (fr) * | 2005-04-19 | 2007-08-10 | St Microelectronics Sa | Procede de realisation d'un circuit integre comprenant un condensateur |
US7317256B2 (en) * | 2005-06-01 | 2008-01-08 | Intel Corporation | Electronic packaging including die with through silicon via |
US7488680B2 (en) * | 2005-08-30 | 2009-02-10 | International Business Machines Corporation | Conductive through via process for electronic device carriers |
FR2890783B1 (fr) * | 2005-09-12 | 2007-11-30 | St Microelectronics | Circuit electronique integre incorporant un condensateur |
JP2008066679A (ja) | 2006-09-11 | 2008-03-21 | Manabu Bonshihara | 固体撮像装置及びその製造方法 |
US7863189B2 (en) * | 2007-01-05 | 2011-01-04 | International Business Machines Corporation | Methods for fabricating silicon carriers with conductive through-vias with low stress and low defect density |
KR100850115B1 (ko) | 2007-05-18 | 2008-08-04 | 주식회사 동부하이텍 | 반도체 소자 접합 방법 |
US7932175B2 (en) * | 2007-05-29 | 2011-04-26 | Freescale Semiconductor, Inc. | Method to form a via |
US8003517B2 (en) * | 2007-05-29 | 2011-08-23 | Freescale Semiconductor, Inc. | Method for forming interconnects for 3-D applications |
KR100895813B1 (ko) * | 2007-06-20 | 2009-05-06 | 주식회사 하이닉스반도체 | 반도체 패키지의 제조 방법 |
KR100881199B1 (ko) * | 2007-07-02 | 2009-02-05 | 삼성전자주식회사 | 관통전극을 구비하는 반도체 장치 및 이를 제조하는 방법 |
KR100906065B1 (ko) * | 2007-07-12 | 2009-07-03 | 주식회사 동부하이텍 | 반도체칩, 이의 제조 방법 및 이를 가지는 적층 패키지 |
US7973413B2 (en) * | 2007-08-24 | 2011-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate via for semiconductor device |
KR101448150B1 (ko) * | 2007-10-04 | 2014-10-08 | 삼성전자주식회사 | 메모리 칩이 적층된 멀티 칩 패키지 메모리, 메모리 칩의적층 방법 및 멀티 칩 패키지 메모리의 동작 제어 방법 |
KR101374338B1 (ko) * | 2007-11-14 | 2014-03-14 | 삼성전자주식회사 | 관통 전극을 갖는 반도체 장치 및 그 제조방법 |
KR101176187B1 (ko) * | 2007-11-21 | 2012-08-22 | 삼성전자주식회사 | 스택형 반도체 장치 및 이 장치의 직렬 경로 형성 방법 |
JP2009147218A (ja) * | 2007-12-17 | 2009-07-02 | Toshiba Corp | 半導体装置とその製造方法 |
KR101420817B1 (ko) * | 2008-01-15 | 2014-07-21 | 삼성전자주식회사 | 3 차원의 직렬 및 병렬 회로들을 가지고 차례로 적층된집적회로 모듈들을 전기적으로 접속하는 반도체 집적회로장치 및 그 장치의 형성방법 |
US8486823B2 (en) * | 2008-03-07 | 2013-07-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods of forming through via |
US8062971B2 (en) * | 2008-03-19 | 2011-11-22 | Infineon Technologies Ag | Dual damascene process |
US7863180B2 (en) * | 2008-05-06 | 2011-01-04 | International Business Machines Corporation | Through substrate via including variable sidewall profile |
US7968460B2 (en) * | 2008-06-19 | 2011-06-28 | Micron Technology, Inc. | Semiconductor with through-substrate interconnect |
TW201005826A (en) | 2008-07-24 | 2010-02-01 | Dongbu Hitek Co Ltd | Semiconductor device, semiconductor chip, manufacturing methods thereof, and stack package |
US8278152B2 (en) * | 2008-09-08 | 2012-10-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonding process for CMOS image sensor |
US8227889B2 (en) * | 2008-12-08 | 2012-07-24 | United Microelectronics Corp. | Semiconductor device |
US8501587B2 (en) * | 2009-01-13 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked integrated chips and methods of fabrication thereof |
US7932608B2 (en) * | 2009-02-24 | 2011-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon via formed with a post passivation interconnect structure |
US9799562B2 (en) | 2009-08-21 | 2017-10-24 | Micron Technology, Inc. | Vias and conductive routing layers in semiconductor substrates |
US8907457B2 (en) | 2010-02-08 | 2014-12-09 | Micron Technology, Inc. | Microelectronic devices with through-substrate interconnects and associated methods of manufacturing |
KR20120090417A (ko) * | 2011-02-08 | 2012-08-17 | 삼성전자주식회사 | 반도체 장치 및 이의 제조 방법 |
JP5733002B2 (ja) * | 2011-04-28 | 2015-06-10 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
-
2010
- 2010-02-08 US US12/701,800 patent/US8907457B2/en active Active
-
2011
- 2011-01-31 EP EP23199195.1A patent/EP4322215A2/en active Pending
- 2011-01-31 SG SG10201907031QA patent/SG10201907031QA/en unknown
- 2011-01-31 WO PCT/US2011/023150 patent/WO2011097165A2/en active Application Filing
- 2011-01-31 CN CN201180014446.4A patent/CN102804370B/zh active Active
- 2011-01-31 SG SG10201500898RA patent/SG10201500898RA/en unknown
- 2011-01-31 SG SG2012058343A patent/SG183204A1/en unknown
- 2011-01-31 KR KR1020127023333A patent/KR101441776B1/ko active IP Right Grant
- 2011-01-31 EP EP11740230.5A patent/EP2534682B1/en active Active
- 2011-02-08 TW TW100104184A patent/TWI474459B/zh active
-
2014
- 2014-12-08 US US14/563,953 patent/US10685878B2/en active Active
-
2020
- 2020-06-15 US US16/902,115 patent/US11527436B2/en active Active
-
2022
- 2022-06-27 US US17/850,848 patent/US20220336273A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
WO2011097165A2 (en) | 2011-08-11 |
US20110193226A1 (en) | 2011-08-11 |
US10685878B2 (en) | 2020-06-16 |
KR101441776B1 (ko) | 2014-09-17 |
SG183204A1 (en) | 2012-09-27 |
EP4322215A2 (en) | 2024-02-14 |
CN102804370A (zh) | 2012-11-28 |
US20150093892A1 (en) | 2015-04-02 |
KR20120127487A (ko) | 2012-11-21 |
EP2534682A2 (en) | 2012-12-19 |
TWI474459B (zh) | 2015-02-21 |
CN102804370B (zh) | 2016-02-24 |
EP2534682B1 (en) | 2023-10-18 |
US8907457B2 (en) | 2014-12-09 |
US20220336273A1 (en) | 2022-10-20 |
US11527436B2 (en) | 2022-12-13 |
US20200312714A1 (en) | 2020-10-01 |
WO2011097165A3 (en) | 2011-11-17 |
SG10201500898RA (en) | 2015-04-29 |
SG10201907031QA (en) | 2019-09-27 |
EP2534682A4 (en) | 2015-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI474459B (zh) | 具有穿透基板互連之微電子裝置及相關製造方法 | |
US9240349B2 (en) | Interconnect structures for substrate | |
TWI531046B (zh) | 半導體裝置結構與其製法 | |
TWI397985B (zh) | 積體電路結構 | |
US9716074B2 (en) | Wafer backside interconnect structure connected to TSVs | |
KR100909562B1 (ko) | 반도체 소자 및 그 제조방법 | |
KR100801077B1 (ko) | 웨이퍼 표면 상에 균일한 도금을 제공하기 위한 임베디드전기도금 전류 경로를 갖는 반도체 웨이퍼 | |
TWI524492B (zh) | 使用多層介層窗的3d積體電路 | |
JP4979320B2 (ja) | 半導体ウェハおよびその製造方法、ならびに半導体装置の製造方法 | |
US20200294854A1 (en) | Vias and conductive routing layers in semiconductor substrates | |
TW201717315A (zh) | 用於成品率改善的使用銅合金的混合鍵 | |
TWI707440B (zh) | 積體電路結構及其製造方法 | |
US9524924B2 (en) | Dielectric cover for a through silicon via | |
KR100896841B1 (ko) | 반도체 소자 제조시 본드 패드 형성방법 | |
TWI559414B (zh) | 基底穿孔製程 | |
TW202243146A (zh) | 晶片封裝結構及其形成方法 | |
KR20110078186A (ko) | 시스템 인 패키지 제조 방법 | |
KR20110020484A (ko) | 반도체 소자의 금속배선 형성방법 |