TW200847307A - Semiconductor device and fabricating method thereof - Google Patents
Semiconductor device and fabricating method thereof Download PDFInfo
- Publication number
- TW200847307A TW200847307A TW096130832A TW96130832A TW200847307A TW 200847307 A TW200847307 A TW 200847307A TW 096130832 A TW096130832 A TW 096130832A TW 96130832 A TW96130832 A TW 96130832A TW 200847307 A TW200847307 A TW 200847307A
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- semiconductor device
- conductive
- wafer
- polymer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0231—Manufacturing methods of the redistribution layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
- H01L2224/1148—Permanent masks, i.e. masks left in the finished device, e.g. passivation layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/116—Manufacturing methods by patterning a pre-deposited material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
- H01L2224/11901—Methods of manufacturing bump connectors involving a specific sequence of method steps with repetition of the same manufacturing step
- H01L2224/11902—Multiple masking steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
- H01L2224/13018—Shape in side view comprising protrusions or indentations
- H01L2224/13019—Shape in side view comprising protrusions or indentations at the bonding interface of the bump connector, i.e. on the surface of the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/13076—Plural core members being mutually engaged together, e.g. through inserts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/13078—Plural core members being disposed next to each other, e.g. side-to-side arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
Description
200847307 九、發明說明: 【發明所屬之技術領域】 本發明係有關於晶圓級晶片尺寸封裝(wafer ievei chip scale packaging ; WLCSP)的技術,特別係關於用於 晶圓級晶片尺寸封裝之強化的銅導電柱。 【先前技術】 在過去數十年中在電子產品與半導體封裝技術的演 變,已衝擊到整體半導體工業。表面黏著技術 (surface-mount technology; SMT)與球閘陣列(bali grid army ; BGA)封裝技術的引進,對各式各樣的積體電路裝 置的南產出的封裝技術而言,是很重要的一步,而同時 亦可降低印刷電路板上的連接墊間距(pad pitch)。傳統 上’已封I的積體電路的基本結構是由極細的金線在晶 片上的金屬連接墊與封裝體的電極之間形成内連線,而 上述電極則延伸至封裝體的封裝膠體以外的區域。雙列 式封裝(dual inline package; DIP)或四面扁平封裝(叫以 flat package ; QFP)係現行積體電路封裝的基本結構,然 而設計於封裝體周邊並圍繞封裝體的引腳數量的增加, 通常造成引腳間距太小,而會對已封裝的晶片連接到主 機板時的良率造成影響。 晶片尺寸封裝(chip scale packaging ; CSP)與球閘陣 列封裝的技術對上述問題提供了相當的解決方案,可在 不大幅增加封裝尺寸的前提下,增加電極的分佈密度。 0503-A33148TWF/dwang 5 200847307 晶片尺寸封裝係使晶圓的封裝尺寸維持在晶片的尺度’ 其封裝後的尺寸通常是晶片的1.2倍,而藉由晶片尺寸封 裝技術的使用,而大幅減少可能的裝置大小。雖然上述 的優點可使電子裝置的尺寸得以最小化,但目前需求的 趨勢在於更小、更輕、更薄的消費性電子產品,則更需 要繼續使封裝尺寸最小化。 為了滿足市場上日與倶增之對尺寸最小化及功能上 的需求,近年來電子封裝業界係引入了晶圓級晶片尺寸 封裝(wafer level chip scale packaging ; WLCSP)的技術, 以增加裝置的密度、效能、與成本效益,同時又能減少 裝置的重量與尺寸。在晶圓級晶片尺寸封裝技術中,通 常是直接在晶片上完成與球閘陣列封裝體及凸塊電極的 接觸。近來所發展的電子裝置例如行動電話、可攜式電 腦、攝錄影機(camcorder)、個人數位助理(personal digital assistant ; PDA)、與其他類似裝置係使用小巧、輕量、薄 型、且非常高密度封裝的積體電路封裝體。對尺寸較小、 且具有較小的接點數量的晶片進行封裝時,對應於一片 晶圓上具有大量晶片,故使用晶圓級晶片尺寸封裝技術 通常較有利且可節省成本。 現行晶圓級晶片尺寸封裝技術的一項缺點是會在軟 銲料球狀物與導電柱之間產生裂缝,軟銲料球狀物或凸 塊通常係直接置於凸塊電極或導電柱上,形成銲點(solder joint)並固定而維持結構上的整體性。晶圓級晶片尺寸封 裝體是由數層不同的材料所構成,這些不同的材料通常 0503-A33148TWF/dwwang 6 200847307 具有不同的熱膨脹係數,因此,此一熱膨脹係數的差異 會使上述導電柱與凸塊電極之間的銲點,受到相對較大 的應力作用,而常常在上述凸塊電極/導電枉與上述軟銲 料球狀物或凸塊之間的連接處產生裂缝。 第1圖為一剖面圖,係顯示常見於一晶圓級晶片尺 寸封裝體10的一單一的軟銲料球狀物101,晶圓級晶片 尺寸封裝體10係直接形成於晶片1〇〇上,銅墊102則形 成於晶片100上,銅墊102係作為軟銲料球狀物101的 接點與連接墊。在銲接的過程中,在軟銲料球狀物101 與銅墊102之間的銲點會自然形成一層介金屬化合物 (intermetallic compound ; IMC)例如為介金屬化合物形成 層103。雖然介金屬化合物形成層1〇3的存在通常是意味 著軟銲料與基底之間的銲接良好,但是其通常是銲點中 最脆的部分。由於晶圓級晶片尺寸封裝體1〇中的銲點# 常小,在應力作用於銲點時,裂痕例如裂痕1〇4會較容 易產生,而因為封裝體整體尺寸的因素,裂痕1〇4就可 能較容易發生破壞。發生於軟銲料球狀物1〇1的一侧的 小裂痕例如裂痕104,會容易擴展到整個銲點的長度。 在標題為「MOUNTING STRUCTURE HAVING COLUMNAR ELECTRODES AND A SEALING FILM」、 由Kuwabara等人所提出的美國專利US 6,600,234中,已 揭露可減少因應力所造成的裂痕的方法,據記載此方法 係使用多層材料來形成一密封層,而凸塊接點的一部分 凸出於上述密封層。上述密封層係有助於吸收因熱膨脹 0503-A33148TWF/dwwang 7 200847307 係數的差異所產生的應力, 材料,使其具有漸變的熱 :擇上处猞封層的各層 基底者的熱膨脹係數心厂而使?層膜中接近 板者的熱膨脹係數與電路板相近。此—漸^ ft 數係有助於緩和由劇列的 文、心%脹係 力。然而,上述密封; 強度,而無法減低任;=構仍具有較低的剪應力 進展,因此仍會降低整體銲點的可靠度。層的衣痕的 【發明内容】 有鑑於此,為了解、、表十 成所期望的技術效果,題的發生,而達 多個接腳狀物,其俤凸出 乂土声轭例係形成一或 電柱的上表面。級晶片尺寸封裳體的導 柱上時,軟銲料材料會將球狀物銲接於上述導電 接腳狀物不但能增加上述軟二。上述 間的銲點剪應力強度,亦可 '、述¥電桎之 狀物與上述軟銲料球狀物之間的=上述導電柱/接腳 連接的可靠度。還有,:、、面積’而增加了電性 於上诚f赴沾人Ρ /成一不規則的銲點可延缓來杰 於上迷I點的金屬間化合物中的 L㈣成 本發明的較佳實施例係 二*、、。 方法,包含形成至少一導、/、一 +導體裝置的製造 體晶圓上,其令上料電=(:nductive P⑽)於—半導 圓的一線路層。—或多個生連接至上述半導體晶 飞夕個導電接腳則形成於上述至少_ wang 0503-A33l48TWF/dw^ 8 200847307 導電柱的一表面上,其中上述一或多個導電接腳係自上 述表面處凸起。將一軟銲料球狀物銲至上述至少一導電 柱的上述表面上,其中上述軟銲料球狀物係將凸出於上 述表面的上述一或多個導電接腳封入其中。 本發明的較佳實施例係又揭露一種半導體裝置,包 含:一基底、一電路層於上述基底中、與一線路層於上 述基底的一第一表面上。上述線路層係電性連接於上述 電路層;一或多個電極凸出於上述第一表面,上述一或 多個電極係電性連接至上述線路層,並具有凸出於上述 一或多個電極的一上表面的一或多個接腳狀物;一軟銲 料球狀物連接於上述上表面,並將上述一或多個接腳狀 物封入其中。 本發明的較佳實施例係又揭露一種半導體裝置的製 造方法,包含形成一線路層於一半導體晶片中。一聚合 物絕緣層係沈積於上述半導體晶片的一第一表面上。一 或多個電極的形成係使其穿透上述聚合物絕緣層,其中 上述一或多個電極係電性連接至上述線路層。至少一接 腳狀物的形成係使其凸出於上述一或多個電極的一上表 面。將一軟銲料球狀物銲至每一個上述一或多個電極之 上,上述軟銲料球狀物係將上述至少一接腳狀物封入其 中。 本發明的較佳實施例係又揭露一種半導體裝置,包 含:一基底、一或多個線路層於上述基底的一第一表面 中、與一聚合物絕緣層於上述第一表面上。上述聚合物 0503- A3 3148T WF/d wwang 9 200847307 取多個導電柱 絕緣層具有 透上述聚合物絕緣層而位於上心電柱係穿 絕緣層的-上表面之間,其中多面以聚合物 性f接至與其對應的上述-或多個線路層的;;;係電 -軟鋅科球狀物係連接於每_個上述—或。 一上表面,並將凸出於上述-或多個導電柱的上 面的一或多個導電接腳封入其中。 处上表 本發明的較佳實施例的一 形成’其最後是封入軟焊料球狀物中,的 晶片尺寸封裝體整體的剪應力強度。 .曰圓級 本卷明的較佳實施例的另一項優點泰 善。所增加的接腳狀物會增加電極性的改 的表面積。因此,稽加了軟焊料球狀之間 性連接的可靠度。 。电極之間的電 本發明的較佳實施例的另一項 :::力,上述裂痕係存在於介金屬化合“了 =擴 使形成於接點一端::二:::::僅是-直線,而 麵的’丨孟屬化合物層中的p、危a、丄 地擴展而橫跨整個銲點。 法容易 【實施方式】 特徵、和優點能】 並配合所附圖式, 為讓本發明之上述和其他目的 明顯易懂,下文特舉出較佳實施例 〇5〇3-A33l48TWF/dwwang 10 200847307 作詳細說明如下: 以下係以一特定的架構,即是具有銅導電柱的晶圓 級晶片尺寸封裝結構來說明本發明的實施例。然而,本 發明亦可應用於用以在封裝體與晶圓或晶片之間形成電 性連接的其他材料。 請參考第2圖,為一剖面圖,係顯示本發明一實施 例之晶圓級晶片尺寸封裝體20。導通墊202係形成於晶 片200中,作為與軟銲料球狀物201接觸與接合結構的 基礎。除了導通墊202之外,導電接腳203係形成於導 通墊202上,而對晶片200的表面輪廓發生改變。當軟 銲料球狀物201銲至晶片200上時,則沿著導通墊202 與導電接腳203的輪廓形成不規則形狀的銲點。介金屬 化合物形成層204係形成於上述銲點中,因此分散於整 個銲點中。因此開始於介金屬化合物形成層204某一端 點的一裂缝例如裂缝205,就無法如同位於現行方法所形 成的直線銲點中的裂缝一般得以順利擴展。此銲點的不 規則形狀會使晶片200與軟銲料球狀物201之間的銲點 的接合強度較高、且接合可靠度亦較高,並阻礙裂缝的 擴展並增加銲點的剪應力強度。此銲點的不規則形狀亦 增加晶片200與軟銲料球狀物201之間接點的表面積, 而亦改善接點的導電性。 第3A圖為一剖面圖,係顯示本發明一實施例之晶圓 級晶片尺寸封裝體30的形成方法中的起使步驟的一矽晶 圓300。經過製程係在矽晶圓300上形成一線路接點 0503-A33148TWF/dwwang 11 200847307 301、一保護層302、與一絕緣層303。一重分佈層 (re-distributed layer ; RDL)304 係提供自線路接點 301 至 矽晶圓300的表面的導電路徑。 應該注意的是絕緣層303可包含各種絕緣材料例如 聚酿亞胺(polyimide)或其他此類的聚合物絕緣體。本文對 第3圖的敘述不應將本發明的絕緣層限制為某些特定的 絕緣材料,事實上在另外及/或替換的實施例中,本發明 之晶圓級晶片尺寸封裝體30可以不具有一絕緣層例如絕 緣層303。 第3B圖為一剖面圖,係顯示本發明一實施例中,形 成一導電柱306與'接腳狀物3 0 7之後的梦晶圓。在弟 3B圖所示的形成晶圓級晶片尺寸封裝體30的製程中, 導電柱306係形成於聚合物絕緣層305中,而接腳狀物 307的形成則穿透光阻層308。接腳狀物307、導電柱 306、與重分佈層304的組合係將一導體提供至線路接點 301。 應該注意的是聚合物絕緣層3 0 5可包含各種的聚合 物絕緣材料例如環氧樹脂、聚驢亞胺、或其類似材料。 上述聚合物絕緣材料的選擇係使聚合物絕緣層305具有 特定的熱膨脹係數,而降低作用於晶圓上的有效應力。 應該再注意的是本發明各種實施例中所形成的接腳 狀物307及其他接腳狀物或凸塊的形成,可使用任何已 用於半導體製程的多道製程技術,包含材料沈積技術、 移除或蝕刻製程、與圖形化或微影製程。其中上述材料 0503-A33148TWF/dwwang 12 200847307 沈積技術例如為物理氣相沈積法(physical vapor deposition ; PVD)、化學氣相沈積法(chemical vapor deposition ; CVD)、電化學沈積法(electrochemical deposition ·,ECD)、分子束蟲晶(molecular beam epitaxy ; MBE)、原子層沉積技術(atomic layer deposition ; ALD)、 電鍍、或其他類似技術;而上述移除或蝕刻製程係包含 溼姓刻與乾截刻’例如為反應性離子鞋刻(reactive ion etch ; RIE)、或其他類似技術;而上述圖形化或微影製程 則使用正性光阻技術或負性光阻技術。 第3C圖為一剖面圖,係顯示本發明一實施例之具有 晶圓級晶片尺寸封裝體30的一矽晶圓300。將光阻層308 自晶圓級晶片尺寸封裝體30移除之後,接腳狀物307則 凸出於矽晶圓300的上表面,而保留聚合物絕緣層3〇5 以便將矽晶圓300連接至其終端裝置時,用以保護矽晶 圓 300。 第3D圖為一剖面圖,係顯示本發明一實施例之晶圓 級晶片尺寸封裝體30。晶圓級晶片尺寸封裝體3〇係經由 軟銲料球狀物309,將矽晶圓3〇〇連接至電路板31〇,而 津人#料球狀物309係銲在石夕晶圓3qq的導電柱3〇6上。 軟銲料球狀物309係形成於接腳狀物3〇7的周圍並將接 腳狀物307封入其中,並提供電路板31〇盥矽晶圓3〇〇 的線路接點之間的一電性連接,軟銲料球狀物3〇9 係使導電柱306、接腳狀物3G7、與接觸板3ΐι發生電性 接觸。藉由將軟録料球狀物3Q9形成於接腳狀物 307的 0503-A33148TWF/dwwang 13 200847307 周圍,係增加了將軟銲料球狀物309固定在矽晶圓300 的銲點的剪應力強度。另外,軟銲料球狀物309、導電柱 306、與接腳狀物307之間較大的表面接觸面積,亦改善 了其與矽晶圓300的電性接觸狀態。 應該注意的是前文對第3A〜3D圖所作敘述中的實施 例之晶圓級晶片尺寸封裝體,僅純粹是本發明之晶圓級 晶片尺寸封裝體中的一個實例,前文對第3A〜3D圖所作 敘述中所提及的特定結構與材料,不應用以限制本發明 的額外或替換性的應用。 第4圖為一剖面圖,係顯示本發明一實施例之晶圓 級晶片尺寸封裝體40。電極401係形成於晶片400中, 作為與軟銲料球狀物403接觸與接合結構的基礎。除了 電極401之外,導電接腳402係形成於電極401上,而 對晶片400的表面輪廓發生改變。當軟銲料球狀物403 銲至晶片400上時,則沿著電極401與導電接腳402的 輪廓形成不規則形狀的銲點。介金屬化合物形成層404 係形成於上述銲點中,因此分散於整個銲點中。因此開 始於介金屬化合物形成層404某一端點的一裂缝例如裂 缝405,就無法如同位於現行方法所形成的直線銲點中的 裂缝一般得以順利擴展。此銲點的不規則形狀會使晶片 400與軟銲料球狀物403之間的銲點的接合強度較高、且 接合可靠度亦較高,並阻礙裂缝的擴展並增加銲點的剪 應力強度。此銲點的不規則形狀亦增加晶片400與軟銲 料球狀物403之間接點的表面積,而亦改善接點的導電 0503-A33148TWF/dwwang 14 200847307 性。 2該注意的是第2與4 _顯示在本發明的各種實 =中’可能形成於導電柱或電極上的接腳狀物的數量 ^ ^而可能形成於導電柱或電極上的接腳狀物的數 :制=到將接腳狀物形成於導電柱或電極上的製程 =本身的限制’本發明的各種實施例不會限制 用的接腳狀物的數量。 之 士第5圖為一流程圖,係顯示實施本發明之一實 所執行的步驟的範例。在步驟巾,係使用 :脂酸亞胺、或類似物質,在一半導體晶圓的:: 上沈_貝-聚合物絕緣層。在㈣5〇1巾,係 =述半導體晶圓上、並於上述聚合物絕_ ^中上料電柱係與上述半導體晶圓的—線路層带 声的上二;^導Γ的一表面係可與上述聚合物:: :的上表面同南、或猶微凸出於其上表面。 :二:藉由沈積、侧、或微影的技術,形 2=述導電::一表面上,其中上述導 係凸出於上逑表面。在步驟5〇3中,係在每個 的上述表面上銲上—軟銲料球狀物,其中上述軟 狀物::將凸出於上述表面的上述導電接腳封入其中:’ 士弟6圖為一流程圖’係顯示實施本發明之 日守,所執行的步驟的範例。在步驟6〇",係心:“ 分佈層而與一半導體晶圓的一線路層電性接觸?貝:重 咖中’係形成至少-導電柱於上述半導體晶圓上,= 050j-Aj j 148TWF/dwwang 15 200847307 由上述重分佈層使上述導電柱與上述半導體晶圓的上述 線路層電性連接。在步驟602中,係藉由沈積、蝕刻、 或微影的技術,形成一或多個導電接腳於上述導電柱的 一表面上,其中上述導電接腳係凸出於上述表面。在步 驟603中,係在每個導電接腳的上述表面上銲上一軟銲 料球狀物,其中上述軟鲜料球狀物係將凸出於上述表面 的上述導電接腳封入其中。 應該注意的是圖式及其相關敘述所示之本發明的各 種實施例中,係僅用單一的軟銲料球狀物及導電柱來說 明整個晶圓級晶片尺寸封裝體。在實際應用上,在實施 本發明之晶圓級晶片尺寸封裝體及其製造方法時,會使 用到排列成一個陣列之複數個導電柱與軟銲料球狀物, 而不應將本發明限制在只有一個軟銲料球狀物、導電 柱、與接腳狀物的組合之情況。 雖然本發明已以較佳實施例揭露如上,然其並非用 以限定本發明,任何本發明所屬技術領域中具有通常知 識者,在不脫離本發明之精神和範圍内,當可作些許之 更動與潤飾,因此本發明之保護範圍當視後附之申請專 利範圍所界定者為準。 0503-A33148TWF/dwwang 16 200847307 【圖式簡單說明】 係顯示一晶圓級晶片尺寸封裝 係顯示本發明一實施例之晶圓 第I圖為一剖面圖 體的單一軟銲料球狀物 第2圖為一剖面圖 級晶片尺寸封裝體。 第3A圖為一剖面圖, 級晶片尺寸封裝體的形成方法、丁纟明—貧施例之晶圓 圓。 去中的起使步驟的一矽晶 第3B圖為一剖面圖,倍 - 成一導’、”、、、不本盔明一實施例中,形 珉柱與一接腳狀物之後 . ^ 筮y日日圓0 弟C圖為一剖面圖,係顯 — 晶圓級晶ϋ θ + έϋΜ 本么明一貫施例之具有 人曰曰乃尺寸封裝結構的—矽晶圓。 第3D圖為一剖面圖,係顯 級晶片尺寸封裝結構。 本“―貫施例之晶圓 乐4圖為-剖面圖’係顯示本發 級晶片尺寸封裝結構。 4例之曰曰圓 弟5圖為一流程圖’係顯示實 時,所執行的步驟的範例。^本發明之-實施例 第6圖為一流程圖,係顯示實施本發明之一實施例 守所執行的步驟的範例。 、 【主要元件符號說明】 1〇、20、30、40〜晶圓級晶片尺寸封筆崎· 工〇〇、200、400〜晶片; ’ 〇503-A33l48TWF/dww; ang 17 200847307 101、201、309、403〜軟銲料球狀物; 102〜銅墊; 103、204、400〜介金屬化合物形成層; 104〜裂痕; 202〜導通墊; 203、402〜導電接腳; 205、405〜裂缝; 300〜碎晶圓, 301〜線路接點; 302〜保護層; 303〜絕緣層; 3 04〜重分佈層; 305〜聚合物絕緣層; 306〜導電柱; 307〜接腳狀物; 308〜光阻層; 310〜電路板; 311〜接觸板; 401〜電極; 500 、 501 、 502 、 503 、600、601、602、603〜步驟 0503-A33148TWF/dwwang 18
Claims (1)
- 200847307 、申請專利範圍: 1:-種半導體裴置的製造方法,包含: 形成至少一導命. · 上 層 並中兮道* (co ciive p〇st)於一半導體晶圓 八°a、甩柱係電性連接至該半導體晶圓的一線路 面上形ί:或多個導電接腳於上述至少-導電柱的-表 以及'、上述—或多個導電接腳係自該表面處凸起; 將一軟銲料球狀物銲至上述至 ί個ί::軟銲料球狀物係將凸出於該表面= 多個導電接腳封入其中。 、^ 方法2:7包1專利範圍第1項所述之半導體装置的製造 、…尤積—聚合物介電層於—晶圓表面上,其中至少一 V电柱係形成於該聚合物介電層中。 方述之半__造 中之一: v包柱的表面狀況係擇自下列其 與該聚合物介電層的上表面同高;以及 凸出於該聚合物介電層的上表面。 4·如申請專利範圍第2 方法,其中該聚合物介電層的材 置的製造 族群: 才钭係擇自下列所組成之 環氧樹脂;以及 0503-A33148TWF/dwwang 19 200847307 聚醯亞胺(polyimide)。 5. 如申請專利範圍第1項所述之半導體裝置的製造 方法,更包含: 沈積一重分佈層(re_distributed layer ; RDL)而與該線 路層電性接觸,其中上述至少一導電柱係與該重分佈層 電性接觸。 6. 如申請專利範圍第1項所述之半導體裝置的製造 方法,其中形成上述一或多個導電接腳的步驟包含下列 其中之一: 沈積一材料於上述至少一導電柱的該表面上; 從上述至少一導電柱的該表面上移除該材料的一部 分;以及 圖形化上述至少一導電柱的該表面。 7. —種半導體裝置,包含: 一基底; 一電路層於該基底中; 一線路層於該基底的一第一表面上,該線路層係電 性連接於該電路層; 一或多個電極凸出於該第一表面,上述一或多個電 極係電性連接至該線路層,並具有凸出於上述一或多個 電極的一上表面的一或多個接腳狀物;以及 一軟銲料球狀物連接於該上表面,並將上述一或多 個接腳狀物封入其中。 8. 如申請專利範圍第7項所述之半導體裝置,更包 0503-A33148TWF/dwwang 20 200847307 含·· 一聚合物介電層於該第一表面上,上述至少一電極 係位於該聚合物介電層中。 9. 如申請專利範圍第8項所述之半導體裝置,其中該 聚合物介電層的材料係擇自由下列所組成之族群: 環氧樹脂;以及 聚醯亞胺(polyimide)。 10. 如申請專利範圍第8項所述之半導體裝置,更包 含: 一重分佈層(re_distributed layer ; RDL),其與該線路 層及上述至少一電極電性接觸。 11. 如申請專利範圍第10項所述之半導體裝置,其中 該線路層與上述至少一電極之間的一電性連接是由該重 分佈層獨自提供。 12. —種半導體裝置的製造方法,包含: 形成一線路層於一半導體晶片中; 沈積一聚合物絕緣層於該半導體晶片的一第一表面 上; 形成一或多個電極,其穿透該聚合物絕緣層,其中 上述一或多個電極係電性連接至該線路層; 形成至少一接腳狀物凸出於上述一或多個電極的一 上表面;以及 將一軟銲料球狀物銲至每一個上述一或多個電極之 上,該軟銲料球狀物係將上述至少一接腳狀物封入其中。 0503-A33148TWF/dwwang 21 200847307 、丨3·如申請專利範圍第12項所述之半導體裝置的製 造方法,更包含: ^移除該聚合物絕緣層的一部分,而使上述一或多個 電極的該上表面凸出於該聚合物絕緣層的上表面。 I4·如申请專利範圍第12項所述之半導體裝置的製 造方法,更包含: " ,沈積一導電層於該半導體晶片上,而與該線路層電 ^生接觸其中該導電層係提供上述一或多個電極盘該線 路層之間的電性連接。 W…亥線 、告方1:如申請專利範圍第12項所述之半導體裝置的製 :脹係數聚合物絕緣層的材料的選擇係根據其熱 16.—種半導體裝置,包含·· 一基底; 一或多個線路層於該基底的-第-表面中; 一聚合物絕緣層於該第一表取 具有一或多個導 忒來合物絕緣層 合物絕緣層而位於該第一夺 係牙透该聚 衣向之間,其令上述一或多 工 對應的上述-或多個線路層的其中之一…、 的一:::料球狀物連接於每-個上述-或多個導電柱 的上表面,並將凸出於上述— ^夕科电柱 面的一或多個導電接腳封入其中。一 ,电柱的該上表 17.如申請專利範圍第16項所述之半導體裝置,更包 0503-A33148TWF/dwwang 200847307 含: 部八上或夕個重分佈層層疊於該基底的該第-表面的— 多:重分物絕緣層下,其中每-個上述-或 的其中之—* $ k妾至與其對應的上述一或多個線路層 上述㈣第17項所述之半導體裝置,其中 或夕個重分配層係提供上述一 ,的上述-或多個線路層的其中之-之二二 中料職圍第16韻叙影何體裝置,盆 中一由下列所組成之族群;、 聚酿亞胺(polyimide)。 20·如申請專利範圍第19頂%、+、> , 中該聚合物絕緣層的材料的選擇導體裝置,其 性質。 的、擇係根據其熱膨脹係數的 0503-A33148TWF/dwwang 23
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/807,522 US7820543B2 (en) | 2007-05-29 | 2007-05-29 | Enhanced copper posts for wafer level chip scale packaging |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200847307A true TW200847307A (en) | 2008-12-01 |
TWI377630B TWI377630B (en) | 2012-11-21 |
Family
ID=40087213
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW096130832A TWI377630B (en) | 2007-05-29 | 2007-08-21 | Semiconductor device and fabricating method thereof |
Country Status (3)
Country | Link |
---|---|
US (2) | US7820543B2 (zh) |
CN (1) | CN101315915B (zh) |
TW (1) | TWI377630B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI581882B (zh) * | 2012-04-16 | 2017-05-11 | 谷黑組股份有限公司 | 銲接裝置及方法以及所製造之基板及電子零件 |
Families Citing this family (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7820543B2 (en) * | 2007-05-29 | 2010-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Enhanced copper posts for wafer level chip scale packaging |
US8492263B2 (en) | 2007-11-16 | 2013-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protected solder ball joints in wafer level chip-scale packaging |
US20090174069A1 (en) * | 2008-01-04 | 2009-07-09 | National Semiconductor Corporation | I/o pad structure for enhancing solder joint reliability in integrated circuit devices |
US9524945B2 (en) | 2010-05-18 | 2016-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with L-shaped non-metal sidewall protection structure |
US8278769B2 (en) * | 2009-07-02 | 2012-10-02 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Compound semiconductor device and connectors |
US8841766B2 (en) | 2009-07-30 | 2014-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US8377816B2 (en) | 2009-07-30 | 2013-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming electrical connections |
US8324738B2 (en) | 2009-09-01 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US8847387B2 (en) * | 2009-10-29 | 2014-09-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Robust joint structure for flip-chip bonding |
US9607936B2 (en) * | 2009-10-29 | 2017-03-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Copper bump joint structures with improved crack resistance |
US8659155B2 (en) * | 2009-11-05 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps |
US8299616B2 (en) * | 2010-01-29 | 2012-10-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | T-shaped post for semiconductor devices |
US8610270B2 (en) | 2010-02-09 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and semiconductor assembly with lead-free solder |
US8318596B2 (en) | 2010-02-11 | 2012-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8803319B2 (en) | 2010-02-11 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8441124B2 (en) | 2010-04-29 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
CN102244055A (zh) * | 2010-05-12 | 2011-11-16 | 瑞鼎科技股份有限公司 | 一种集成电路芯片及其制造方法 |
US9018758B2 (en) | 2010-06-02 | 2015-04-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall spacer and metal top cap |
US8241963B2 (en) | 2010-07-13 | 2012-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Recessed pillar structure |
TW201208007A (en) * | 2010-08-02 | 2012-02-16 | Advanced Semiconductor Eng | Semiconductor package |
US8546254B2 (en) | 2010-08-19 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps using patterned anodes |
JP6081044B2 (ja) | 2010-09-16 | 2017-02-15 | 富士通株式会社 | パッケージ基板ユニットの製造方法 |
US8669137B2 (en) * | 2011-04-01 | 2014-03-11 | International Business Machines Corporation | Copper post solder bumps on substrate |
WO2012137714A1 (ja) * | 2011-04-04 | 2012-10-11 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
CN102280431B (zh) * | 2011-08-01 | 2016-02-17 | 日月光半导体制造股份有限公司 | 具有保护层的半导体封装及其制作方法 |
US9230932B2 (en) | 2012-02-09 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
US20130234317A1 (en) * | 2012-03-09 | 2013-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging Methods and Packaged Semiconductor Devices |
US9263412B2 (en) | 2012-03-09 | 2016-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and packaged semiconductor devices |
US9515036B2 (en) | 2012-04-20 | 2016-12-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for solder connections |
US8864536B2 (en) | 2012-05-03 | 2014-10-21 | International Business Machines Corporation | Implementing hybrid molded solder-embedded pin contacts and connectors |
TW201409636A (zh) * | 2012-08-31 | 2014-03-01 | Chipmos Technologies Inc | 半導體結構 |
WO2014071814A1 (zh) * | 2012-11-08 | 2014-05-15 | 南通富士通微电子股份有限公司 | 芯片封装结构和封装方法 |
US9761549B2 (en) | 2012-11-08 | 2017-09-12 | Tongfu Microelectronics Co., Ltd. | Semiconductor device and fabrication method |
WO2014071813A1 (zh) | 2012-11-08 | 2014-05-15 | 南通富士通微电子股份有限公司 | 半导体器件的封装件和封装方法 |
WO2014071815A1 (zh) | 2012-11-08 | 2014-05-15 | 南通富士通微电子股份有限公司 | 半导体器件及其形成方法 |
CN102969344B (zh) * | 2012-11-08 | 2016-09-28 | 南通富士通微电子股份有限公司 | 半导体器件 |
US9589815B2 (en) * | 2012-11-08 | 2017-03-07 | Nantong Fujitsu Microelectronics Co., Ltd. | Semiconductor IC packaging methods and structures |
CN102931158B (zh) * | 2012-11-08 | 2015-12-09 | 南通富士通微电子股份有限公司 | 芯片封装结构 |
CN102931109B (zh) * | 2012-11-08 | 2015-06-03 | 南通富士通微电子股份有限公司 | 半导体器件的形成方法 |
CN102931101B (zh) * | 2012-11-08 | 2016-03-30 | 南通富士通微电子股份有限公司 | 芯片封装方法 |
US9620468B2 (en) * | 2012-11-08 | 2017-04-11 | Tongfu Microelectronics Co., Ltd. | Semiconductor packaging structure and method for forming the same |
CN102915986B (zh) * | 2012-11-08 | 2015-04-01 | 南通富士通微电子股份有限公司 | 芯片封装结构 |
CN102915982B (zh) * | 2012-11-08 | 2015-03-11 | 南通富士通微电子股份有限公司 | 半导体器件 |
US9472523B2 (en) | 2014-01-14 | 2016-10-18 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and manufacturing method thereof |
JP6094533B2 (ja) * | 2014-06-09 | 2017-03-15 | トヨタ自動車株式会社 | 半導体装置 |
US9343385B2 (en) | 2014-07-30 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device comprising a chip substrate, a mold, and a buffer layer |
US9502272B2 (en) | 2014-12-29 | 2016-11-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices and methods of packaging semiconductor devices |
US9871013B2 (en) | 2014-12-29 | 2018-01-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact area design for solder bonding |
US9331043B1 (en) * | 2015-01-30 | 2016-05-03 | Invensas Corporation | Localized sealing of interconnect structures in small gaps |
US9461106B1 (en) | 2015-03-16 | 2016-10-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | MIM capacitor and method forming the same |
US9773768B2 (en) | 2015-10-09 | 2017-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure of three-dimensional chip stacking |
US9935047B2 (en) | 2015-10-16 | 2018-04-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonding structures and methods forming the same |
US9780046B2 (en) | 2015-11-13 | 2017-10-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Seal rings structures in semiconductor device interconnect layers and methods of forming the same |
US9786617B2 (en) | 2015-11-16 | 2017-10-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip packages and methods of manufacture thereof |
US9627365B1 (en) | 2015-11-30 | 2017-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Tri-layer CoWoS structure |
US9893028B2 (en) | 2015-12-28 | 2018-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bond structures and the methods of forming the same |
US9576929B1 (en) | 2015-12-30 | 2017-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-strike process for bonding |
US9831148B2 (en) | 2016-03-11 | 2017-11-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated fan-out package including voltage regulators and methods forming same |
US10115686B2 (en) | 2016-03-25 | 2018-10-30 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and fabricating method thereof |
DE102016108060B4 (de) * | 2016-04-29 | 2020-08-13 | Infineon Technologies Ag | Packungen mit hohlraumbasiertem Merkmal auf Chip-Träger und Verfahren zu ihrer Herstellung |
US9865566B1 (en) | 2016-06-15 | 2018-01-09 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and manufacturing method thereof |
US9953863B1 (en) | 2016-10-07 | 2018-04-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming an interconnect structure |
US10276525B2 (en) | 2016-11-28 | 2019-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure and method of fabricating the same |
US20190035715A1 (en) * | 2017-07-31 | 2019-01-31 | Innolux Corporation | Package device and manufacturing method thereof |
US10861705B2 (en) | 2017-08-31 | 2020-12-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reduction of line wiggling |
US11177142B2 (en) | 2017-11-30 | 2021-11-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for dicing integrated fan-out packages without seal rings |
US11538842B2 (en) | 2017-12-28 | 2022-12-27 | Industrial Technology Research Institute | Chip scale package structures |
TWI662695B (zh) | 2017-12-28 | 2019-06-11 | 財團法人工業技術研究院 | 晶圓級晶片尺寸封裝結構 |
US11024593B2 (en) | 2018-09-28 | 2021-06-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Metal bumps and method forming same |
JP7316192B2 (ja) * | 2019-10-29 | 2023-07-27 | タイコエレクトロニクスジャパン合同会社 | ソケット |
KR20210084736A (ko) * | 2019-12-27 | 2021-07-08 | 삼성전자주식회사 | 반도체 패키지 |
US11862588B2 (en) | 2021-01-14 | 2024-01-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method |
US11862599B2 (en) | 2021-03-26 | 2024-01-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bonding to alignment marks with dummy alignment marks |
US12015001B2 (en) * | 2022-03-15 | 2024-06-18 | Taiwan Semiconductor Manufacturing Company Ltd. | Bonding structure and method thereof |
US11723143B1 (en) | 2022-04-27 | 2023-08-08 | Avago Technologies International Sales Pte. Limited | Thermal dissipation and shielding improvement using merged PCB bottom copper post |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5466635A (en) | 1994-06-02 | 1995-11-14 | Lsi Logic Corporation | Process for making an interconnect bump for flip-chip integrated circuit including integral standoff and hourglass shaped solder coating |
JPH0997791A (ja) | 1995-09-27 | 1997-04-08 | Internatl Business Mach Corp <Ibm> | バンプ構造、バンプの形成方法、実装接続体 |
US5736456A (en) | 1996-03-07 | 1998-04-07 | Micron Technology, Inc. | Method of forming conductive bumps on die for flip chip applications |
US5759910A (en) | 1996-12-23 | 1998-06-02 | Motorola, Inc. | Process for fabricating a solder bump for a flip chip integrated circuit |
US5962921A (en) | 1997-03-31 | 1999-10-05 | Micron Technology, Inc. | Interconnect having recessed contact members with penetrating blades for testing semiconductor dice and packages with contact bumps |
US6107180A (en) | 1998-01-30 | 2000-08-22 | Motorola, Inc. | Method for forming interconnect bumps on a semiconductor die |
JP3516592B2 (ja) * | 1998-08-18 | 2004-04-05 | 沖電気工業株式会社 | 半導体装置およびその製造方法 |
TW442873B (en) | 1999-01-14 | 2001-06-23 | United Microelectronics Corp | Three-dimension stack-type chip structure and its manufacturing method |
JP3346320B2 (ja) * | 1999-02-03 | 2002-11-18 | カシオ計算機株式会社 | 半導体装置及びその製造方法 |
JP3239335B2 (ja) | 1999-08-18 | 2001-12-17 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 電気的接続用構造体の形成方法およびはんだ転写用基板 |
US6717245B1 (en) | 2000-06-02 | 2004-04-06 | Micron Technology, Inc. | Chip scale packages performed by wafer level processing |
US7129575B1 (en) | 2000-10-13 | 2006-10-31 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bumped metal pillar |
JP3767398B2 (ja) | 2001-03-19 | 2006-04-19 | カシオ計算機株式会社 | 半導体装置およびその製造方法 |
US20030107137A1 (en) | 2001-09-24 | 2003-06-12 | Stierman Roger J. | Micromechanical device contact terminals free of particle generation |
US6803303B1 (en) | 2002-07-11 | 2004-10-12 | Micron Technology, Inc. | Method of fabricating semiconductor component having encapsulated, bonded, interconnect contacts |
US7285867B2 (en) * | 2002-11-08 | 2007-10-23 | Casio Computer Co., Ltd. | Wiring structure on semiconductor substrate and method of fabricating the same |
US7015590B2 (en) | 2003-01-10 | 2006-03-21 | Samsung Electronics Co., Ltd. | Reinforced solder bump structure and method for forming a reinforced solder bump |
US20050026416A1 (en) * | 2003-07-31 | 2005-02-03 | International Business Machines Corporation | Encapsulated pin structure for improved reliability of wafer |
JP3757971B2 (ja) | 2003-10-15 | 2006-03-22 | カシオ計算機株式会社 | 半導体装置の製造方法 |
US20060055032A1 (en) | 2004-09-14 | 2006-03-16 | Kuo-Chin Chang | Packaging with metal studs formed on solder pads |
JP2006228837A (ja) | 2005-02-15 | 2006-08-31 | Sharp Corp | 半導体装置及びその製造方法 |
US20060211233A1 (en) | 2005-03-21 | 2006-09-21 | Skyworks Solutions, Inc. | Method for fabricating a wafer level package having through wafer vias for external package connectivity and related structure |
JP2006287048A (ja) | 2005-04-01 | 2006-10-19 | Rohm Co Ltd | 半導体装置 |
JP4889974B2 (ja) | 2005-08-01 | 2012-03-07 | 新光電気工業株式会社 | 電子部品実装構造体及びその製造方法 |
TWI273667B (en) | 2005-08-30 | 2007-02-11 | Via Tech Inc | Chip package and bump connecting structure thereof |
US7820543B2 (en) | 2007-05-29 | 2010-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Enhanced copper posts for wafer level chip scale packaging |
US8269345B2 (en) | 2007-10-11 | 2012-09-18 | Maxim Integrated Products, Inc. | Bump I/O contact for semiconductor device |
US8492263B2 (en) | 2007-11-16 | 2013-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protected solder ball joints in wafer level chip-scale packaging |
-
2007
- 2007-05-29 US US11/807,522 patent/US7820543B2/en active Active
- 2007-08-21 TW TW096130832A patent/TWI377630B/zh active
- 2007-09-06 CN CN2007101487382A patent/CN101315915B/zh active Active
-
2010
- 2010-10-06 US US12/899,168 patent/US7932601B2/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI581882B (zh) * | 2012-04-16 | 2017-05-11 | 谷黑組股份有限公司 | 銲接裝置及方法以及所製造之基板及電子零件 |
Also Published As
Publication number | Publication date |
---|---|
US20080296764A1 (en) | 2008-12-04 |
TWI377630B (en) | 2012-11-21 |
CN101315915B (zh) | 2011-06-08 |
US7820543B2 (en) | 2010-10-26 |
US20110057313A1 (en) | 2011-03-10 |
US7932601B2 (en) | 2011-04-26 |
CN101315915A (zh) | 2008-12-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200847307A (en) | Semiconductor device and fabricating method thereof | |
US11901332B2 (en) | Semiconductor device and manufacturing method thereof | |
TWI453840B (zh) | 半導體元件的製造方法 | |
TWI527165B (zh) | 半導體封裝結構與其製法 | |
US9230935B2 (en) | Package on package structure and method of manufacturing the same | |
KR101605600B1 (ko) | 반도체 디바이스의 제조 방법 및 이에 따른 반도체 디바이스 | |
TW200917441A (en) | Inter-connecting structure for semiconductor package and method of the same | |
JP2004055628A (ja) | ウエハレベルの半導体装置及びその作製方法 | |
JP2000228420A (ja) | 半導体装置及びその製造方法 | |
US7122748B2 (en) | Semiconductor device having packaging structure | |
JP2009064812A (ja) | 半導体装置の電極構造およびその関連技術 | |
JP2007242782A (ja) | 半導体装置及び電子装置 | |
US10002814B2 (en) | Apparatuses and methods to enhance passivation and ILD reliability | |
CN110854093A (zh) | 一种三维叠层封装结构及其制造方法 | |
US9355974B2 (en) | Semiconductor device and manufacturing method therefor | |
JP2010062178A (ja) | 半導体装置 | |
TW201203403A (en) | Semiconductor element and fabrication method thereof | |
TWI243459B (en) | Semiconductor device and method of manufacturing thereof | |
US8603911B2 (en) | Semiconductor device and fabrication method thereof | |
JP2007073826A (ja) | 3次元半導体集積回路装置、その製造方法、それを用いたパッケージ化3次元半導体集積回路装置及びその実装方法。 | |
TW511267B (en) | Wafer package with buffer bump pads | |
JP2007295010A (ja) | 半導体パッケージおよび半導体パッケージの製造方法 |