SG10201807360YA - Method of etching semiconductor structures with etch gases - Google Patents
Method of etching semiconductor structures with etch gasesInfo
- Publication number
- SG10201807360YA SG10201807360YA SG10201807360YA SG10201807360YA SG10201807360YA SG 10201807360Y A SG10201807360Y A SG 10201807360YA SG 10201807360Y A SG10201807360Y A SG 10201807360YA SG 10201807360Y A SG10201807360Y A SG 10201807360YA SG 10201807360Y A SG10201807360Y A SG 10201807360YA
- Authority
- SG
- Singapore
- Prior art keywords
- plasma etching
- semiconductor structures
- etch gases
- holes
- etching semiconductor
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 3
- 238000005530 etching Methods 0.000 title abstract 2
- 239000007789 gas Substances 0.000 title abstract 2
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 238000001020 plasma etching Methods 0.000 abstract 3
- 150000001875 compounds Chemical class 0.000 abstract 2
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 abstract 1
- 239000003990 capacitor Substances 0.000 abstract 1
- 239000000463 material Substances 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
- 229910052717 sulfur Inorganic materials 0.000 abstract 1
- 239000011593 sulfur Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B05—SPRAYING OR ATOMISING IN GENERAL; APPLYING FLUENT MATERIALS TO SURFACES, IN GENERAL
- B05D—PROCESSES FOR APPLYING FLUENT MATERIALS TO SURFACES, IN GENERAL
- B05D3/00—Pretreatment of surfaces to which liquids or other fluent materials are to be applied; After-treatment of applied coatings, e.g. intermediate treating of an applied coating preparatory to subsequent applications of liquids or other fluent materials
- B05D3/14—Pretreatment of surfaces to which liquids or other fluent materials are to be applied; After-treatment of applied coatings, e.g. intermediate treating of an applied coating preparatory to subsequent applications of liquids or other fluent materials by electrical means
- B05D3/141—Plasma treatment
-
- C—CHEMISTRY; METALLURGY
- C07—ORGANIC CHEMISTRY
- C07C—ACYCLIC OR CARBOCYCLIC COMPOUNDS
- C07C323/00—Thiols, sulfides, hydropolysulfides or polysulfides substituted by halogen, oxygen or nitrogen atoms, or by sulfur atoms not being part of thio groups
- C07C323/01—Thiols, sulfides, hydropolysulfides or polysulfides substituted by halogen, oxygen or nitrogen atoms, or by sulfur atoms not being part of thio groups containing thio groups and halogen atoms, or nitro or nitroso groups bound to the same carbon skeleton
- C07C323/02—Thiols, sulfides, hydropolysulfides or polysulfides substituted by halogen, oxygen or nitrogen atoms, or by sulfur atoms not being part of thio groups containing thio groups and halogen atoms, or nitro or nitroso groups bound to the same carbon skeleton having sulfur atoms of thio groups bound to acyclic carbon atoms of the carbon skeleton
- C07C323/03—Thiols, sulfides, hydropolysulfides or polysulfides substituted by halogen, oxygen or nitrogen atoms, or by sulfur atoms not being part of thio groups containing thio groups and halogen atoms, or nitro or nitroso groups bound to the same carbon skeleton having sulfur atoms of thio groups bound to acyclic carbon atoms of the carbon skeleton the carbon skeleton being acyclic and saturated
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C4/00—Coating by spraying the coating material in the molten state, e.g. by flame, plasma or electric discharge
- C23C4/04—Coating by spraying the coating material in the molten state, e.g. by flame, plasma or electric discharge characterised by the coating material
- C23C4/10—Oxides, borides, carbides, nitrides or silicides; Mixtures thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02043—Cleaning before device manufacture, i.e. Begin-Of-Line process
- H01L21/02046—Dry cleaning only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
- H01L21/30612—Etching of AIIIBV compounds
- H01L21/30621—Vapour phase etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00388—Etch mask forming
- B81C1/00404—Mask characterised by its size, orientation or shape
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Drying Of Semiconductors (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361875321P | 2013-09-09 | 2013-09-09 |
Publications (1)
Publication Number | Publication Date |
---|---|
SG10201807360YA true SG10201807360YA (en) | 2018-09-27 |
Family
ID=52629027
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG10201807360YA SG10201807360YA (en) | 2013-09-09 | 2014-09-09 | Method of etching semiconductor structures with etch gases |
SG11201601839RA SG11201601839RA (en) | 2013-09-09 | 2014-09-09 | Method of etching semiconductor structures with etch gases |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG11201601839RA SG11201601839RA (en) | 2013-09-09 | 2014-09-09 | Method of etching semiconductor structures with etch gases |
Country Status (7)
Country | Link |
---|---|
US (2) | US9773679B2 (zh) |
JP (3) | JP6423885B2 (zh) |
KR (3) | KR102305297B1 (zh) |
CN (2) | CN105580116B (zh) |
SG (2) | SG10201807360YA (zh) |
TW (2) | TWI612182B (zh) |
WO (1) | WO2015035381A1 (zh) |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI733431B (zh) | 2014-06-18 | 2021-07-11 | 法商液態空氣喬治斯克勞帝方法研究開發股份有限公司 | 用於tsv/mems/功率元件蝕刻的化學物質 |
US10246772B2 (en) | 2015-04-01 | 2019-04-02 | Applied Materials, Inc. | Plasma enhanced chemical vapor deposition of films for improved vertical etch performance in 3D NAND memory devices |
US10280519B2 (en) * | 2016-12-09 | 2019-05-07 | Asm Ip Holding B.V. | Thermal atomic layer etching processes |
US10283319B2 (en) | 2016-12-22 | 2019-05-07 | Asm Ip Holding B.V. | Atomic layer etching processes |
US10607850B2 (en) | 2016-12-30 | 2020-03-31 | American Air Liquide, Inc. | Iodine-containing compounds for etching semiconductor structures |
US20170110336A1 (en) * | 2016-12-31 | 2017-04-20 | L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges CLuadeq | Methods for minimizing sidewall damage during low k etch processes |
US9941123B1 (en) * | 2017-04-10 | 2018-04-10 | Lam Research Corporation | Post etch treatment to prevent pattern collapse |
US10410878B2 (en) * | 2017-10-31 | 2019-09-10 | American Air Liquide, Inc. | Hydrofluorocarbons containing —NH2 functional group for 3D NAND and DRAM applications |
KR102504833B1 (ko) * | 2017-11-16 | 2023-03-02 | 삼성전자 주식회사 | 식각 가스 혼합물과 이를 이용한 패턴 형성 방법과 집적회로 소자의 제조 방법 |
KR102455355B1 (ko) * | 2018-01-15 | 2022-10-18 | 어플라이드 머티어리얼스, 인코포레이티드 | 원격 플라즈마 산화에 대한 아르곤 추가 |
KR20240037371A (ko) * | 2018-03-16 | 2024-03-21 | 램 리써치 코포레이션 | 유전체들의 고 종횡비 피처들의 플라즈마 에칭 화학물질들 |
TWI804638B (zh) * | 2018-06-22 | 2023-06-11 | 日商關東電化工業股份有限公司 | 使用含硫原子之氣體分子之電漿蝕刻方法 |
TW202024047A (zh) * | 2018-10-26 | 2020-07-01 | 日商關東電化工業股份有限公司 | 含有含硫氟碳化合物之乾蝕刻氣體組成物及使用其之乾蝕刻方法 |
TWI808274B (zh) * | 2018-10-26 | 2023-07-11 | 日商關東電化工業股份有限公司 | 含有具有不飽和鍵之含硫氟碳化合物的乾式蝕刻氣體組成物及使用其之乾式蝕刻方法 |
CN112368805A (zh) * | 2018-12-18 | 2021-02-12 | 玛特森技术公司 | 使用含硫工艺气体的含碳硬掩模去除工艺 |
US11257678B2 (en) | 2019-04-19 | 2022-02-22 | Hitachi High-Tech Corporation | Plasma processing method |
CN114270476A (zh) * | 2019-06-24 | 2022-04-01 | 朗姆研究公司 | 选择性碳沉积 |
JP2021019201A (ja) | 2019-07-18 | 2021-02-15 | エーエスエム アイピー ホールディング ビー.ブイ. | 半導体処理システム用シャワーヘッドデバイス |
US11384428B2 (en) * | 2019-07-19 | 2022-07-12 | Applied Materials, Inc. | Carbon layer covered mask in 3D applications |
US11574813B2 (en) | 2019-12-10 | 2023-02-07 | Asm Ip Holding B.V. | Atomic layer etching |
JP2021106212A (ja) * | 2019-12-26 | 2021-07-26 | 東京エレクトロン株式会社 | エッチング方法、基板処理装置、及び基板処理システム |
US11798811B2 (en) * | 2020-06-26 | 2023-10-24 | American Air Liquide, Inc. | Iodine-containing fluorocarbon and hydrofluorocarbon compounds for etching semiconductor structures |
US20220223431A1 (en) * | 2020-12-28 | 2022-07-14 | American Air Liquide, Inc. | High conductive passivation layers and method of forming the same during high aspect ratio plasma etching |
KR20220122260A (ko) * | 2021-02-26 | 2022-09-02 | 에스케이스페셜티 주식회사 | 실리콘 함유막의 다중 적층체의 식각 방법 및 이를 포함하는 반도체 디바이스의 제조방법 |
KR20220126045A (ko) * | 2021-03-08 | 2022-09-15 | 에스케이스페셜티 주식회사 | 실리콘 함유막의 다중 적층체의 식각 방법 및 이를 포함하는 반도체 디바이스의 제조방법 |
WO2023234305A1 (ja) * | 2022-05-31 | 2023-12-07 | 株式会社レゾナック | エッチング方法 |
WO2023234304A1 (ja) * | 2022-05-31 | 2023-12-07 | 株式会社レゾナック | エッチング方法 |
WO2024019124A1 (ja) * | 2022-07-22 | 2024-01-25 | 住友精化株式会社 | 炭素原子含有膜のドライエッチング方法 |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3109253B2 (ja) * | 1992-06-29 | 2000-11-13 | ソニー株式会社 | ドライエッチング方法 |
JP3230284B2 (ja) | 1992-07-21 | 2001-11-19 | ソニー株式会社 | 位相シフト・マスクの製造方法 |
US5431777A (en) * | 1992-09-17 | 1995-07-11 | International Business Machines Corporation | Methods and compositions for the selective etching of silicon |
JP3282243B2 (ja) | 1992-10-31 | 2002-05-13 | ソニー株式会社 | ドライエッチング方法 |
JP3297939B2 (ja) * | 1992-11-17 | 2002-07-02 | ソニー株式会社 | ドライエッチング方法 |
JPH07211694A (ja) | 1994-01-13 | 1995-08-11 | Sony Corp | ドライエッチング方法 |
JPH11111680A (ja) * | 1997-09-30 | 1999-04-23 | Yasuhiro Horiike | エッチング方法 |
US6635185B2 (en) * | 1997-12-31 | 2003-10-21 | Alliedsignal Inc. | Method of etching and cleaning using fluorinated carbonyl compounds |
US6387287B1 (en) | 1998-03-27 | 2002-05-14 | Applied Materials, Inc. | Process for etching oxide using a hexafluorobutadiene and manifesting a wide process window |
JP3611723B2 (ja) | 1998-07-22 | 2005-01-19 | セントラル硝子株式会社 | エッチングガス |
JP3555737B2 (ja) | 1998-07-22 | 2004-08-18 | セントラル硝子株式会社 | クリーニングガス |
KR100574923B1 (ko) | 1999-07-21 | 2006-05-02 | 삼성전자주식회사 | 황 함유 탄화불소 가스를 사용하는 산화막의 건식 에칭 방법 |
US6540930B2 (en) * | 2001-04-24 | 2003-04-01 | 3M Innovative Properties Company | Use of perfluoroketones as vapor reactor cleaning, etching, and doping gases |
US6746961B2 (en) * | 2001-06-19 | 2004-06-08 | Lam Research Corporation | Plasma etching of dielectric layer with etch profile control |
JP3672900B2 (ja) * | 2002-09-11 | 2005-07-20 | 松下電器産業株式会社 | パターン形成方法 |
US7049247B2 (en) * | 2004-05-03 | 2006-05-23 | International Business Machines Corporation | Method for fabricating an ultralow dielectric constant material as an intralevel or interlevel dielectric in a semiconductor device and electronic device made |
US7959819B2 (en) * | 2004-06-29 | 2011-06-14 | Shouliang Lai | Method and apparatus for reducing aspect ratio dependent etching in time division multiplexed etch processes |
WO2006049595A1 (en) * | 2004-10-27 | 2006-05-11 | International Business Machines Corporation | Recovery of hydrophobicity of low-k and ultra low-k organosilicate films used as inter metal dielectrics |
US7645707B2 (en) * | 2005-03-30 | 2010-01-12 | Lam Research Corporation | Etch profile control |
WO2007116515A1 (ja) * | 2006-04-07 | 2007-10-18 | Philtech Inc. | 半導体装置及びその製造方法、ドライエッチング方法、並びに配線材料の作製方法 |
TWI438841B (zh) * | 2007-09-28 | 2014-05-21 | Zeon Corp | 電漿蝕刻方法 |
US8614151B2 (en) * | 2008-01-04 | 2013-12-24 | Micron Technology, Inc. | Method of etching a high aspect ratio contact |
US8133819B2 (en) * | 2008-02-21 | 2012-03-13 | Applied Materials, Inc. | Plasma etching carbonaceous layers with sulfur-based etchants |
CN101625966A (zh) * | 2008-07-11 | 2010-01-13 | 东京毅力科创株式会社 | 基板处理方法 |
KR101660488B1 (ko) | 2010-01-22 | 2016-09-28 | 삼성전자주식회사 | 3차원 반도체 장치 및 그 제조 방법 |
JP5862012B2 (ja) * | 2010-02-01 | 2016-02-16 | セントラル硝子株式会社 | ドライエッチング剤及びドライエッチング方法 |
CN101800175B (zh) * | 2010-02-11 | 2011-07-20 | 中微半导体设备(上海)有限公司 | 一种含硅绝缘层的等离子刻蚀方法 |
JPWO2013118660A1 (ja) * | 2012-02-09 | 2015-05-11 | 東京エレクトロン株式会社 | 半導体製造装置の製造方法及び半導体製造装置 |
-
2014
- 2014-09-05 TW TW103130752A patent/TWI612182B/zh active
- 2014-09-05 TW TW106143385A patent/TWI642809B/zh active
- 2014-09-09 JP JP2016540923A patent/JP6423885B2/ja active Active
- 2014-09-09 CN CN201480049399.0A patent/CN105580116B/zh active Active
- 2014-09-09 WO PCT/US2014/054780 patent/WO2015035381A1/en active Application Filing
- 2014-09-09 SG SG10201807360YA patent/SG10201807360YA/en unknown
- 2014-09-09 KR KR1020167009222A patent/KR102305297B1/ko active IP Right Grant
- 2014-09-09 KR KR1020227015749A patent/KR102480249B1/ko active IP Right Grant
- 2014-09-09 KR KR1020217029700A patent/KR102400414B1/ko active IP Right Grant
- 2014-09-09 US US14/917,424 patent/US9773679B2/en active Active
- 2014-09-09 CN CN202010060259.0A patent/CN111261512B/zh active Active
- 2014-09-09 SG SG11201601839RA patent/SG11201601839RA/en unknown
-
2017
- 2017-08-24 US US15/685,575 patent/US10115600B2/en active Active
-
2018
- 2018-10-19 JP JP2018197415A patent/JP6676724B2/ja active Active
-
2020
- 2020-03-12 JP JP2020042926A patent/JP6997237B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
TW201812101A (zh) | 2018-04-01 |
CN105580116B (zh) | 2020-02-07 |
JP6997237B2 (ja) | 2022-02-04 |
CN111261512A (zh) | 2020-06-09 |
WO2015035381A1 (en) | 2015-03-12 |
KR20210116713A (ko) | 2021-09-27 |
KR102305297B1 (ko) | 2021-09-24 |
JP2020155773A (ja) | 2020-09-24 |
US10115600B2 (en) | 2018-10-30 |
TW201514341A (zh) | 2015-04-16 |
JP2016529740A (ja) | 2016-09-23 |
KR102480249B1 (ko) | 2022-12-21 |
CN105580116A (zh) | 2016-05-11 |
JP6676724B2 (ja) | 2020-04-08 |
KR20220065902A (ko) | 2022-05-20 |
JP6423885B2 (ja) | 2018-11-14 |
US9773679B2 (en) | 2017-09-26 |
TWI612182B (zh) | 2018-01-21 |
JP2019033277A (ja) | 2019-02-28 |
US20170352546A1 (en) | 2017-12-07 |
SG11201601839RA (en) | 2016-04-28 |
KR20160054558A (ko) | 2016-05-16 |
CN111261512B (zh) | 2024-02-06 |
US20160307764A1 (en) | 2016-10-20 |
KR102400414B1 (ko) | 2022-05-19 |
TWI642809B (zh) | 2018-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG10201807360YA (en) | Method of etching semiconductor structures with etch gases | |
TW201614768A (en) | Method of forming an interconnect structure for a semiconductor device | |
WO2013096031A3 (en) | Highly selective spacer etch process with reduced sidewall spacer slimming | |
JP2013016785A5 (zh) | ||
WO2013049173A3 (en) | Improved intrench profile | |
WO2015038423A3 (en) | Reverse self aligned double patterning process for back end of line fabrication of a semiconductor device | |
TW201613097A (en) | Semiconductor device and method of fabricating non-planar circuit device | |
JP2013175718A5 (zh) | ||
GB201320100D0 (en) | Self-aligned carbon electronics with ambedded gate electrode | |
TW200705607A (en) | A novel structure for a multiple-gate FET device and a method for its fabrication | |
TW201612964A (en) | Semiconductor device and semiconductor device manufacturing method | |
GB2510525A (en) | Rare-earth oxide isolated semiconductor fin | |
WO2011071598A3 (en) | Quantum-well-based semiconductor devices | |
TW200642043A (en) | A method for forming a semiconductor device | |
TW201614838A (en) | Semiconductor device and methods for forming the same | |
TW200943473A (en) | Method for fabricating pitch-doubling pillar structures | |
TW201612982A (en) | Transverse double-diffusion metal oxide semiconductor transistor and manufacturing method thereof | |
WO2012151209A3 (en) | Methods for fabricating high-density integrated circuit devices | |
GB201304474D0 (en) | Transistor having replacement metal gate and process for fabricating the same | |
TW200642042A (en) | A method for forming a semiconductor device | |
TW200943436A (en) | Method for fabricating semiconductor device | |
GB2529589A (en) | Non-planar semiconductor device having self-aligned fin with top blocking layer | |
TW201612987A (en) | Method for manufacturing semiconductor device | |
JP2016066793A5 (zh) | ||
TW200741889A (en) | Method of fabricating recess channel in semiconductor device |