SE509159C2 - Hållkrets jämte förfarande för styrning av en hållkrets - Google Patents

Hållkrets jämte förfarande för styrning av en hållkrets

Info

Publication number
SE509159C2
SE509159C2 SE9700222A SE9700222A SE509159C2 SE 509159 C2 SE509159 C2 SE 509159C2 SE 9700222 A SE9700222 A SE 9700222A SE 9700222 A SE9700222 A SE 9700222A SE 509159 C2 SE509159 C2 SE 509159C2
Authority
SE
Sweden
Prior art keywords
inverter
output
supply voltage
input
holding circuit
Prior art date
Application number
SE9700222A
Other languages
English (en)
Swedish (sv)
Other versions
SE9700222L (sv
SE9700222D0 (sv
Inventor
Jeppe Rune Jessen
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9700222A priority Critical patent/SE509159C2/sv
Publication of SE9700222D0 publication Critical patent/SE9700222D0/xx
Priority to TW086104747A priority patent/TW359774B/zh
Priority to KR1019997006664A priority patent/KR100348123B1/ko
Priority to ES98901658T priority patent/ES2166140T3/es
Priority to CA002279429A priority patent/CA2279429A1/en
Priority to EP98901658A priority patent/EP0954906B1/en
Priority to JP53191498A priority patent/JP3935964B2/ja
Priority to PCT/SE1998/000114 priority patent/WO1998033278A1/en
Priority to CN98802099A priority patent/CN1120574C/zh
Priority to DE69802901T priority patent/DE69802901T2/de
Priority to AU57888/98A priority patent/AU5788898A/en
Priority to US09/013,747 priority patent/US5905394A/en
Publication of SE9700222L publication Critical patent/SE9700222L/
Publication of SE509159C2 publication Critical patent/SE509159C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Static Random-Access Memory (AREA)
  • Electrotherapy Devices (AREA)
  • Control Of Electrical Variables (AREA)
SE9700222A 1997-01-27 1997-01-27 Hållkrets jämte förfarande för styrning av en hållkrets SE509159C2 (sv)

Priority Applications (12)

Application Number Priority Date Filing Date Title
SE9700222A SE509159C2 (sv) 1997-01-27 1997-01-27 Hållkrets jämte förfarande för styrning av en hållkrets
TW086104747A TW359774B (en) 1997-01-27 1997-04-14 Latch circuit
US09/013,747 US5905394A (en) 1997-01-27 1998-01-27 Latch circuit
JP53191498A JP3935964B2 (ja) 1997-01-27 1998-01-27 ラッチ回路
ES98901658T ES2166140T3 (es) 1997-01-27 1998-01-27 Circuito de bloqueo.
CA002279429A CA2279429A1 (en) 1997-01-27 1998-01-27 Latch circuit
EP98901658A EP0954906B1 (en) 1997-01-27 1998-01-27 Latch circuit
KR1019997006664A KR100348123B1 (ko) 1997-01-27 1998-01-27 래치 회로
PCT/SE1998/000114 WO1998033278A1 (en) 1997-01-27 1998-01-27 Latch circuit
CN98802099A CN1120574C (zh) 1997-01-27 1998-01-27 锁存电路
DE69802901T DE69802901T2 (de) 1997-01-27 1998-01-27 Verriegelungsschaltung
AU57888/98A AU5788898A (en) 1997-01-27 1998-01-27 Latch circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9700222A SE509159C2 (sv) 1997-01-27 1997-01-27 Hållkrets jämte förfarande för styrning av en hållkrets

Publications (3)

Publication Number Publication Date
SE9700222D0 SE9700222D0 (sv) 1997-01-27
SE9700222L SE9700222L (sv) 1998-07-28
SE509159C2 true SE509159C2 (sv) 1998-12-07

Family

ID=20405527

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9700222A SE509159C2 (sv) 1997-01-27 1997-01-27 Hållkrets jämte förfarande för styrning av en hållkrets

Country Status (12)

Country Link
US (1) US5905394A (zh)
EP (1) EP0954906B1 (zh)
JP (1) JP3935964B2 (zh)
KR (1) KR100348123B1 (zh)
CN (1) CN1120574C (zh)
AU (1) AU5788898A (zh)
CA (1) CA2279429A1 (zh)
DE (1) DE69802901T2 (zh)
ES (1) ES2166140T3 (zh)
SE (1) SE509159C2 (zh)
TW (1) TW359774B (zh)
WO (1) WO1998033278A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090013874A1 (en) * 2004-02-05 2009-01-15 Koninklijke Philips Electronics N.V. Beverage Making Device

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4488063A (en) * 1979-11-19 1984-12-11 Burroughs Corporation EFL Latch merged with decoder-multiplexer
JPS5910573A (ja) * 1982-07-09 1984-01-20 Sanwa Kagaku Kenkyusho:Kk 新規の１−フエニル−２，５−ベンゾジアゾシン誘導体及びその製法
US4628216A (en) * 1984-07-09 1986-12-09 Advanced Micro Devices, Inc. Merging of logic function circuits to ECL latch or flip-flop circuit
US5144158A (en) * 1984-11-19 1992-09-01 Fujitsu Limited ECL latch circuit having a noise resistance circuit in only one feedback path
US4754173A (en) * 1985-06-13 1988-06-28 Digital Equipment Corporation Emitter coupled logic latch with boolean logic input gating network
JPH0326643Y2 (zh) * 1985-09-30 1991-06-10
JPS62258515A (ja) * 1986-05-02 1987-11-11 Nec Corp ラツチ回路
JPH0787348B2 (ja) * 1986-07-31 1995-09-20 三菱電機株式会社 半導体集積回路装置
US4870375A (en) * 1987-11-27 1989-09-26 General Electric Company Disconnectable microstrip to stripline transition
US4858185A (en) * 1988-01-28 1989-08-15 National Semiconductor Corporation Zero power, electrically alterable, nonvolatile latch
US4866306A (en) * 1988-04-01 1989-09-12 Digital Equipment Corporation ECL mux latch
US4937473A (en) * 1988-10-04 1990-06-26 Honeywell, Inc. Switching state retention circuit
US4885556A (en) * 1988-11-01 1989-12-05 The Boeing Company Circularly polarized evanescent mode radiator
WO1992004741A1 (en) * 1990-09-10 1992-03-19 Tdk Corporation Band-pass filter
US5065123A (en) * 1990-10-01 1991-11-12 Harris Corporation Waffle wall-configured conducting structure for chip isolation in millimeter wave monolithic subsystem assemblies
US5164358A (en) * 1990-10-22 1992-11-17 Westinghouse Electric Corp. Superconducting filter with reduced electromagnetic leakage
US5049760A (en) * 1990-11-06 1991-09-17 Motorola, Inc. High speed complementary flipflop
CA2059364A1 (en) * 1991-01-30 1992-07-31 Eric C. Kohls Waveguide transition for flat plate antenna
US5134312A (en) * 1991-04-25 1992-07-28 Digital Equipment Corporation Shared current source for alpha particle insensitive bipolar latch
JPH0514138A (ja) * 1991-07-04 1993-01-22 Nec Corp 仮保持機能付きラツチ回路
US5225796A (en) * 1992-01-27 1993-07-06 Tektronix, Inc. Coplanar transmission structure having spurious mode suppression
EP0776091B1 (en) * 1995-11-23 2003-02-12 STMicroelectronics S.r.l. CMOS sense amplifier with input offset reduction

Also Published As

Publication number Publication date
CN1244971A (zh) 2000-02-16
TW359774B (en) 1999-06-01
AU5788898A (en) 1998-08-18
US5905394A (en) 1999-05-18
WO1998033278A1 (en) 1998-07-30
EP0954906A1 (en) 1999-11-10
SE9700222L (sv) 1998-07-28
CA2279429A1 (en) 1998-07-30
JP2001509343A (ja) 2001-07-10
KR100348123B1 (ko) 2002-08-09
SE9700222D0 (sv) 1997-01-27
CN1120574C (zh) 2003-09-03
ES2166140T3 (es) 2002-04-01
KR20000070429A (ko) 2000-11-25
DE69802901T2 (de) 2002-07-04
JP3935964B2 (ja) 2007-06-27
EP0954906B1 (en) 2001-12-12
DE69802901D1 (de) 2002-01-24

Similar Documents

Publication Publication Date Title
JP2555379B2 (ja) シュミットトリガーを持ったｔｔｌ／ｃｍｏｓコンパチブル入力バッファ
KR0165538B1 (ko) 신호 레벨 변환기를 포함한 집적 회로
US5909127A (en) Circuits with dynamically biased active loads
US4677321A (en) TTL compatible input buffer
US4717847A (en) TTL compatible CMOS input buffer
JPH02222216A (ja) ＢｉＣＭＯＳドライバ回路
US4932027A (en) Single-level multiplexer
EP0601750B1 (en) Input circuit for an integrated circuit
US7236011B2 (en) High-speed differential logic buffer
US5136183A (en) Integrated comparator circuit
SE509159C2 (sv) Hållkrets jämte förfarande för styrning av en hållkrets
JPH04263514A (ja) 論理回路
JPH07120905B2 (ja) バイアス電圧発生器
US4978871A (en) Level shift circuit for converting a signal referenced to a positive voltage to a signal referenced to a lower voltage
JPS6331214A (ja) 可変遅延回路
CN113595546B (zh) 宽带高速电平转换电路及高速时钟芯片
JP3138048B2 (ja) ラッチ回路
KR100333689B1 (ko) 저전력지연회로
KR100223740B1 (ko) 반도체장치의 클럭동기회로
JP2808783B2 (ja) 電流切り替え型差動論理回路
JPH04240917A (ja) パルス信号処理回路
KR0135012B1 (ko) 차동 논리회로
KR940000251Y1 (ko) 3진 인버터 회로
JPH0472409B2 (zh)
JPH04334120A (ja) Ｅｃｌ出力回路

Legal Events

Date Code Title Description
NUG Patent has lapsed