ES2166140T3 - Circuito de bloqueo. - Google Patents

Circuito de bloqueo.

Info

Publication number
ES2166140T3
ES2166140T3 ES98901658T ES98901658T ES2166140T3 ES 2166140 T3 ES2166140 T3 ES 2166140T3 ES 98901658 T ES98901658 T ES 98901658T ES 98901658 T ES98901658 T ES 98901658T ES 2166140 T3 ES2166140 T3 ES 2166140T3
Authority
ES
Spain
Prior art keywords
investor
entry
retention circuit
voltage
inverted output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES98901658T
Other languages
English (en)
Inventor
Jeppe Rune Jessen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Application granted granted Critical
Publication of ES2166140T3 publication Critical patent/ES2166140T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electrotherapy Devices (AREA)
  • Static Random-Access Memory (AREA)
  • Control Of Electrical Variables (AREA)

Abstract

CIRCUITO DE RETENCION DE BAJA TENSION ADAPTADO AL MODO DIFERENCIAL CON UNA TENSION DE ALIMENTACION DE 2,5 V Y UNA OSCILACION DE TENSION DE 200 MV A 300 MV. SE UTILIZAN DOS INVERSORES CON UN BORNE DE ENTRADA NO INVERSOR Y UNO INVERSOR Y UN BORNE DE SALIDA NO INVERTIDO Y UNO INVERTIDO. LOS BORNES DE SALIDA NO INVERTIDOS ESTAN CONECTADOS A LA ENTRADA DE UNA ESTRUCTURA DE OR Y LOS BORNES DE SALIDA INVERTIDOS ESTAN CONECTADOS A LA ENTRADA DE OTRA ESTRUCTURA DE OR. LOS BORNES DE ENTRADA DE UN INVERSOR FORMAN LOS BORNES DE ENTRADA DEL CIRCUITO DE RETENCION. LAS TENSIONES DE ALIMENTACION DE LOS INVERSORES SE VARIAN DE FORMA QUE EN UN MOMENTO DADO SOLO UN INVERSOR TENGA LA TENSION DE ALIMENTACION ADECUADA. ESTE INVERSOR CONTROLA ENTONCES LA SALIDA DEL CIRCUITO DE RETENCION. ASI, SE LOGRA UNA FUNCION DE CIRCUITO DE RETENCION.
ES98901658T 1997-01-27 1998-01-27 Circuito de bloqueo. Expired - Lifetime ES2166140T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9700222A SE509159C2 (sv) 1997-01-27 1997-01-27 Hållkrets jämte förfarande för styrning av en hållkrets

Publications (1)

Publication Number Publication Date
ES2166140T3 true ES2166140T3 (es) 2002-04-01

Family

ID=20405527

Family Applications (1)

Application Number Title Priority Date Filing Date
ES98901658T Expired - Lifetime ES2166140T3 (es) 1997-01-27 1998-01-27 Circuito de bloqueo.

Country Status (12)

Country Link
US (1) US5905394A (es)
EP (1) EP0954906B1 (es)
JP (1) JP3935964B2 (es)
KR (1) KR100348123B1 (es)
CN (1) CN1120574C (es)
AU (1) AU5788898A (es)
CA (1) CA2279429A1 (es)
DE (1) DE69802901T2 (es)
ES (1) ES2166140T3 (es)
SE (1) SE509159C2 (es)
TW (1) TW359774B (es)
WO (1) WO1998033278A1 (es)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090013874A1 (en) * 2004-02-05 2009-01-15 Koninklijke Philips Electronics N.V. Beverage Making Device

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4488063A (en) * 1979-11-19 1984-12-11 Burroughs Corporation EFL Latch merged with decoder-multiplexer
JPS5910573A (ja) * 1982-07-09 1984-01-20 Sanwa Kagaku Kenkyusho:Kk 新規の１−フエニル−２，５−ベンゾジアゾシン誘導体及びその製法
US4628216A (en) * 1984-07-09 1986-12-09 Advanced Micro Devices, Inc. Merging of logic function circuits to ECL latch or flip-flop circuit
US5144158A (en) * 1984-11-19 1992-09-01 Fujitsu Limited ECL latch circuit having a noise resistance circuit in only one feedback path
US4754173A (en) * 1985-06-13 1988-06-28 Digital Equipment Corporation Emitter coupled logic latch with boolean logic input gating network
JPH0326643Y2 (es) * 1985-09-30 1991-06-10
JPS62258515A (ja) * 1986-05-02 1987-11-11 Nec Corp ラツチ回路
JPH0787348B2 (ja) * 1986-07-31 1995-09-20 三菱電機株式会社 半導体集積回路装置
US4870375A (en) * 1987-11-27 1989-09-26 General Electric Company Disconnectable microstrip to stripline transition
US4858185A (en) * 1988-01-28 1989-08-15 National Semiconductor Corporation Zero power, electrically alterable, nonvolatile latch
US4866306A (en) * 1988-04-01 1989-09-12 Digital Equipment Corporation ECL mux latch
US4937473A (en) * 1988-10-04 1990-06-26 Honeywell, Inc. Switching state retention circuit
US4885556A (en) * 1988-11-01 1989-12-05 The Boeing Company Circularly polarized evanescent mode radiator
DE69121549T2 (de) * 1990-09-10 1997-01-02 Tdk Corp Bandpassfilter
US5065123A (en) * 1990-10-01 1991-11-12 Harris Corporation Waffle wall-configured conducting structure for chip isolation in millimeter wave monolithic subsystem assemblies
US5164358A (en) * 1990-10-22 1992-11-17 Westinghouse Electric Corp. Superconducting filter with reduced electromagnetic leakage
US5049760A (en) * 1990-11-06 1991-09-17 Motorola, Inc. High speed complementary flipflop
CA2059364A1 (en) * 1991-01-30 1992-07-31 Eric C. Kohls Waveguide transition for flat plate antenna
US5134312A (en) * 1991-04-25 1992-07-28 Digital Equipment Corporation Shared current source for alpha particle insensitive bipolar latch
JPH0514138A (ja) * 1991-07-04 1993-01-22 Nec Corp 仮保持機能付きラツチ回路
US5225796A (en) * 1992-01-27 1993-07-06 Tektronix, Inc. Coplanar transmission structure having spurious mode suppression
DE69529615D1 (de) * 1995-11-23 2003-03-20 St Microelectronics Srl CMOS-Abfühlverstärker mit Eingangsoffsetspannungsverminderung

Also Published As

Publication number Publication date
JP3935964B2 (ja) 2007-06-27
WO1998033278A1 (en) 1998-07-30
JP2001509343A (ja) 2001-07-10
CA2279429A1 (en) 1998-07-30
CN1244971A (zh) 2000-02-16
KR100348123B1 (ko) 2002-08-09
EP0954906A1 (en) 1999-11-10
SE9700222D0 (sv) 1997-01-27
AU5788898A (en) 1998-08-18
CN1120574C (zh) 2003-09-03
DE69802901D1 (de) 2002-01-24
SE9700222L (sv) 1998-07-28
SE509159C2 (sv) 1998-12-07
TW359774B (en) 1999-06-01
KR20000070429A (ko) 2000-11-25
EP0954906B1 (en) 2001-12-12
US5905394A (en) 1999-05-18
DE69802901T2 (de) 2002-07-04

Similar Documents

Publication Publication Date Title
KR890005754A (ko) 샘플화된 아날로그 전류 축전용 회로장치
ES2166140T3 (es) Circuito de bloqueo.
ES2107839T3 (es) Instrumento de prueba electrica.
DE59708382D1 (de) Generatorschaltung
NO940216D0 (no) Kraftomformer
JPS56155861A (en) Battery checker
JPS5731015A (en) Electric power supply device
DE69812142D1 (de) Gehäuse für piezoelektrische transformatoranordnung
SU809117A1 (ru) Стабилизированный источник питани пОСТО ННОгО TOKA
SU748378A1 (ru) Стабилизатор посто нного напр жени
SU737932A1 (ru) Низковольтный стабилизированный источник посто нного напр жени
KR920009033A (ko) 제어 전압이 증가함에 따라 출력이 감소하는 구분(區分)적 전류원
SU631906A1 (ru) Источник электропитани со средней точкой
SU729574A2 (ru) Импульсный стабилизатор напр жени посто нного тока
SU838672A1 (ru) Стабилизированный источник питани
JPS6445693A (en) Ic built-in card
SU1348799A1 (ru) Двухпол рный источник питани с защитой
SU1462453A1 (ru) Источник вторичного электропитани
KR890009041A (ko) 태양전지를 이용한 위성통신 수신기의 백업 전원회로
SU1576894A1 (ru) Источник электропитани с комбинированной защитой
SU1176316A1 (ru) Устройство электропитани
KR880008499A (ko) 인버터를 이용한 자가 발전 회로
SU1003056A1 (ru) Стабилизатор напр жени посто нного тока
KR200157748Y1 (ko) 정전 보상회로
SU686129A1 (ru) Стабилизированный конвертор

Legal Events

Date Code Title Description
FC2A Grant refused

Effective date: 19990615

FG2A Definitive protection

Ref document number: 954906

Country of ref document: ES