NL9000800A - Dram-cel. - Google Patents
Dram-cel. Download PDFInfo
- Publication number
- NL9000800A NL9000800A NL9000800A NL9000800A NL9000800A NL 9000800 A NL9000800 A NL 9000800A NL 9000800 A NL9000800 A NL 9000800A NL 9000800 A NL9000800 A NL 9000800A NL 9000800 A NL9000800 A NL 9000800A
- Authority
- NL
- Netherlands
- Prior art keywords
- silicon layer
- stacked capacitor
- capacitor
- layer
- dram cell
- Prior art date
Links
- 239000003990 capacitor Substances 0.000 claims description 51
- 229910052710 silicon Inorganic materials 0.000 claims description 35
- 239000010703 silicon Substances 0.000 claims description 35
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 34
- 238000000034 method Methods 0.000 claims description 7
- 239000011248 coating agent Substances 0.000 claims description 6
- 238000000576 coating method Methods 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 6
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 239000000758 substrate Substances 0.000 claims description 4
- 238000002955 isolation Methods 0.000 claims description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- 238000009792 diffusion process Methods 0.000 description 7
- 238000010276 construction Methods 0.000 description 6
- 239000002019 doping agent Substances 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 238000005530 etching Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/37—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate
- H10B12/377—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate having a storage electrode extension located over the transistor
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
- Dram (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019890012491A KR950000500B1 (ko) | 1989-08-31 | 1989-08-31 | 디램셀 커패시터 제조방법 및 구조 |
KR890012491 | 1989-08-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
NL9000800A true NL9000800A (nl) | 1991-03-18 |
Family
ID=19289455
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL9000800A NL9000800A (nl) | 1989-08-31 | 1990-04-05 | Dram-cel. |
Country Status (6)
Country | Link |
---|---|
JP (1) | JPH03116970A (ko) |
KR (1) | KR950000500B1 (ko) |
DE (1) | DE4010610A1 (ko) |
FR (1) | FR2651374A1 (ko) |
GB (1) | GB2235578A (ko) |
NL (1) | NL9000800A (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR930007194B1 (ko) * | 1990-08-14 | 1993-07-31 | 삼성전자 주식회사 | 반도체 장치 및 그 제조방법 |
KR930005738B1 (ko) * | 1990-10-11 | 1993-06-24 | 삼성전자 주식회사 | Mist형 다이나믹 랜덤 액세스 메모리셀 및 그의 제조방법 |
KR960026870A (ko) * | 1994-12-31 | 1996-07-22 | 김주용 | 반도체소자의 캐패시터 제조방법 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62120070A (ja) * | 1985-11-20 | 1987-06-01 | Toshiba Corp | 半導体記憶装置 |
JPH0685427B2 (ja) * | 1986-03-13 | 1994-10-26 | 三菱電機株式会社 | 半導体記憶装置 |
JPS63146461A (ja) * | 1986-12-10 | 1988-06-18 | Mitsubishi Electric Corp | 半導体記憶装置 |
JPS63239969A (ja) * | 1987-03-27 | 1988-10-05 | Sony Corp | メモリ装置 |
JPH01101664A (ja) * | 1987-10-15 | 1989-04-19 | Nec Corp | 半導体集積回路装置 |
JPH0666437B2 (ja) * | 1987-11-17 | 1994-08-24 | 富士通株式会社 | 半導体記憶装置及びその製造方法 |
JPH01192163A (ja) * | 1988-01-28 | 1989-08-02 | Toshiba Corp | 半導体装置の製造方法 |
DE3916228C2 (de) * | 1988-05-18 | 1995-06-22 | Toshiba Kawasaki Kk | Halbleiterspeichervorrichtung mit Stapelkondensatorzellenstruktur und Verfahren zu ihrer Herstellung |
-
1989
- 1989-08-31 KR KR1019890012491A patent/KR950000500B1/ko not_active IP Right Cessation
-
1990
- 1990-03-30 GB GB9007157A patent/GB2235578A/en not_active Withdrawn
- 1990-04-02 DE DE4010610A patent/DE4010610A1/de not_active Ceased
- 1990-04-05 NL NL9000800A patent/NL9000800A/nl not_active Application Discontinuation
- 1990-06-13 FR FR9007343A patent/FR2651374A1/fr active Pending
- 1990-07-10 JP JP2182550A patent/JPH03116970A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
DE4010610A1 (de) | 1991-03-14 |
FR2651374A1 (fr) | 1991-03-01 |
KR950000500B1 (ko) | 1995-01-24 |
JPH03116970A (ja) | 1991-05-17 |
GB9007157D0 (en) | 1990-05-30 |
KR910005305A (ko) | 1991-03-30 |
GB2235578A (en) | 1991-03-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2113958C (en) | Semiconductor device and method for manufacturing the same | |
US5561311A (en) | Semiconductor memory with insulation film embedded in groove formed on substrate | |
EP0295709B1 (en) | Method of producing a dynamic random access memory device | |
US5478770A (en) | Methods for manufacturing a storage electrode of DRAM cells | |
EP0317199B1 (en) | Layer structure of a memory cell for a dynamic random access memory device and method for producing the same | |
US5700709A (en) | Method for manufacturing a capacitor for a semiconductor device | |
US5825073A (en) | Electronic component for an integrated circuit | |
NL8803117A (nl) | Gestapelde condensator-dram-cel. | |
US5792686A (en) | Method of forming a bit-line and a capacitor structure in an integrated circuit | |
KR950014854B1 (ko) | 콘택트홀(Contact hole)을 갖는 적층체 및 그의 제조방법과, 이 적층체를 사용한 핀(fin)형 콘덴서 및 그의 제조방법과 이 핀형 콘덴서를 갖는 다이나믹 랜덤 억세스 메모리(Dynamic random access memory) | |
US5480822A (en) | Method of manufacture of semiconductor memory device with multiple, orthogonally disposed conductors | |
US5683931A (en) | Method of forming a capacitor over a semiconductor substrate | |
KR19980053141A (ko) | 캐패시터 및 그 제조방법 | |
US5332684A (en) | Method for fabricating thin-film capacitor with restrained leakage current at side and end portions of electrodes in a semiconductor integrated circuit device | |
NL9002376A (nl) | Hoog geintegreerde halfgeleidergeheugeninrichting en methode voor het vervaardigen daarvan. | |
NL9000800A (nl) | Dram-cel. | |
US5346847A (en) | Method for fabricating a semiconductor memory device having storage node overlap with bit line | |
EP0317160B1 (en) | Semiconductor device having a side wall film and method of producing the same | |
KR100653983B1 (ko) | 스토리지 노드 콘택 형성방법 | |
JPH08236726A (ja) | 重なる導電体の間での短絡をなくすための方法および構造 | |
KR100263577B1 (ko) | 반도체 장치 | |
EP0810653B1 (en) | DRAM and method of fabricating a DRAM with increased capacity | |
US6400022B1 (en) | Semiconductor device and fabrication process therefor and capacitor structure | |
KR100431227B1 (ko) | 반도체장치및그제조방법 | |
JPH0945878A (ja) | 半導体装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A1B | A search report has been drawn up | ||
BV | The patent application has lapsed |