KR970008566A - 반도체 집적회로 - Google Patents
반도체 집적회로 Download PDFInfo
- Publication number
- KR970008566A KR970008566A KR1019960029439A KR19960029439A KR970008566A KR 970008566 A KR970008566 A KR 970008566A KR 1019960029439 A KR1019960029439 A KR 1019960029439A KR 19960029439 A KR19960029439 A KR 19960029439A KR 970008566 A KR970008566 A KR 970008566A
- Authority
- KR
- South Korea
- Prior art keywords
- transistor
- conductivity type
- channel transistors
- integrated circuit
- semiconductor integrated
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/693—Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
- Thin Film Transistor (AREA)
- Semiconductor Integrated Circuits (AREA)
- Amplifiers (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
본 발명은 관통전류를 억제한 출력버퍼회로를 제공한다.
이 출력버퍼회로에서는 직렬로 접속된 P채널트랜지스터(11,12) 각각의 소스츨이 전원단자(V0,V1)에 각각 접속되고, 마찬가지로 직렬로 접속된 N채널트랜지스터(13,14) 각각의 소스측이 전원단자(V4,V5)에 각각 접속되어 있다. 또한 P채널트랜지스터(11,12)의 공통 접속된 드레인측은 저항(15)의 일단에, N채널트랜지스터 (13,14)의 공통 접속된 드레인측은 저항(16)의 일단에 접속된다. 그리고, 저항 (15,16) 각각은 타단은 출력단자(10)에 공통으로 접속되어 있다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 실시예에 따는 출력회로의 구성을 나타낸 도면.
Claims (1)
- 제1전원단자(V1)에 일단이 접속된 제1도전형의 제1트랜지스터(11)와, 이 제1도전형의 제1트랜지스터(11)의 타단에 일단이 접속되고, 타단이 제2전원단자(V0)에 접속되어 있는 제1도전형의 제2트랜지스터(12), 상기 제1도전형의 제1트랜지스터 (11)와 상기 제1도전형의 제2트랜지스터(12)의 접속부분에 일단이 접속되고, 타단이 출력단자(10)에 접속된 제1저항(15), 제3전원단자(14)에 일단이 접속된 제2도전형의 제3트랜지스터(13), 이 제2도전형의 제3트랜지스터(13)의 타단에 일단이 접속되고, 타단이 제4전원단자(V5)에 접속되어 있는 제2도전형의 제4트랜지스터(14) 및, 상기 제2도전형의 제3트랜지스터(13)와 상기 제2도전형의 제4트랜지스터(14)의 접속부분에 일단이 접속되고, 타단이 상기 출력단자(10)에 접속된 제2저항(16)을 갖춘 것을 특징으로 하는 반도체 집적회로.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18525895A JP3262481B2 (ja) | 1995-07-21 | 1995-07-21 | 半導体集積回路 |
JP95-185258 | 1995-07-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970008566A true KR970008566A (ko) | 1997-02-24 |
KR100236204B1 KR100236204B1 (ko) | 1999-12-15 |
Family
ID=16167679
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960029439A KR100236204B1 (ko) | 1995-07-21 | 1996-07-20 | 반도체 집적회로 |
Country Status (4)
Country | Link |
---|---|
US (1) | US5825207A (ko) |
JP (1) | JP3262481B2 (ko) |
KR (1) | KR100236204B1 (ko) |
TW (1) | TW333636B (ko) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5959490A (en) * | 1997-12-10 | 1999-09-28 | Pmc-Sierra Ltd. | High speed low voltage swing receiver for mixed supply voltage interfaces |
JP3262070B2 (ja) * | 1998-06-04 | 2002-03-04 | 日本電気株式会社 | 出力バッファ |
JP3415508B2 (ja) * | 1999-09-27 | 2003-06-09 | エヌイーシーマイクロシステム株式会社 | ドライバ回路及びその出力安定化方法 |
US6920187B2 (en) * | 2002-10-02 | 2005-07-19 | Micron Technology, Inc. | Constant delay zero standby differential logic receiver and method |
DE102005029110A1 (de) * | 2005-06-23 | 2006-12-28 | Infineon Technologies Ag | Digitale Schaltungseinheit |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52128100A (en) * | 1976-04-21 | 1977-10-27 | Toshiba Corp | Driver circuit |
JPS5865481A (ja) * | 1981-10-15 | 1983-04-19 | 株式会社東芝 | 液晶駆動用電圧分割回路 |
US4952818A (en) * | 1989-05-17 | 1990-08-28 | International Business Machines Corporation | Transmission line driver circuits |
US5198747A (en) * | 1990-05-02 | 1993-03-30 | Texas Instruments Incorporated | Liquid crystal display driver and driver method |
-
1995
- 1995-07-21 JP JP18525895A patent/JP3262481B2/ja not_active Expired - Fee Related
-
1996
- 1996-07-19 US US08/684,588 patent/US5825207A/en not_active Expired - Fee Related
- 1996-07-20 KR KR1019960029439A patent/KR100236204B1/ko not_active IP Right Cessation
- 1996-07-27 TW TW085109175A patent/TW333636B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TW333636B (en) | 1998-06-11 |
JP3262481B2 (ja) | 2002-03-04 |
US5825207A (en) | 1998-10-20 |
JPH0936720A (ja) | 1997-02-07 |
KR100236204B1 (ko) | 1999-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930020835A (ko) | 증가-공핍 모드 캐스코드(cascode) 전류 미러 | |
KR970013707A (ko) | 레벨 시프트 반도체 장치 | |
KR910003940A (ko) | 반도체집적회로 | |
KR950007292A (ko) | 저소비 전류로 동작하는 파워-온 신호 발생 회로 | |
KR900002566A (ko) | 버퍼회로 | |
KR880001108A (ko) | Cmos 입력회로 | |
KR880001111A (ko) | 반도체 집적회로 | |
KR930020850A (ko) | 레벨 변환회로 | |
KR930015369A (ko) | 디지탈/아나로그 변환기용 전류 소자 | |
KR910002127A (ko) | 전원절환회로 | |
KR910008863A (ko) | 반도체 집적회로 | |
KR890001274A (ko) | 전류미러회로 | |
KR880012009A (ko) | BiMOS 논리회로 | |
KR940020189A (ko) | 캐스코드 전류 미러가 포함된 집적 회로 | |
KR970008894A (ko) | 입력버퍼회로 | |
KR890009000A (ko) | 디지탈 집적 회로 | |
KR900011152A (ko) | 전원전압 강하검파 및 초기화회로 재설정 회로 | |
KR970072701A (ko) | 정전기 보호회로 | |
KR910003938A (ko) | 반도체장치의 cmos형 입력버퍼회로 | |
KR940012851A (ko) | 차동 전류원 회로 | |
KR970008566A (ko) | 반도체 집적회로 | |
KR970066578A (ko) | 고전압 검출기 회로 | |
KR950016002A (ko) | 3치 입력 버퍼 회로 | |
KR930005369A (ko) | 레벨변환회로 | |
KR940020669A (ko) | 바이어스 회로(bias circuit) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20080813 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |