KR960702182A - 반도체 칩을 지지하기 위한 받침대 리드 프레임(a pedestal lead frame for supporting a semiconductor chip) - Google Patents

반도체 칩을 지지하기 위한 받침대 리드 프레임(a pedestal lead frame for supporting a semiconductor chip)

Info

Publication number
KR960702182A
KR960702182A KR1019950704208A KR19950704208A KR960702182A KR 960702182 A KR960702182 A KR 960702182A KR 1019950704208 A KR1019950704208 A KR 1019950704208A KR 19950704208 A KR19950704208 A KR 19950704208A KR 960702182 A KR960702182 A KR 960702182A
Authority
KR
South Korea
Prior art keywords
pedestal
lead frame
layer
substrate
disposed
Prior art date
Application number
KR1019950704208A
Other languages
English (en)
Other versions
KR100326487B1 (ko
Inventor
데이비드 휘트니
린 휘스
Original Assignee
스코트 올라슨
지멘스 컴포넌트스, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 스코트 올라슨, 지멘스 컴포넌트스, 인코포레이티드 filed Critical 스코트 올라슨
Publication of KR960702182A publication Critical patent/KR960702182A/ko
Application granted granted Critical
Publication of KR100326487B1 publication Critical patent/KR100326487B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
    • H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
    • H01L31/101—Devices sensitive to infrared, visible or ultraviolet radiation
    • H01L31/111—Devices sensitive to infrared, visible or ultraviolet radiation characterised by at least three potential barriers, e.g. photothyristors
    • H01L31/1113—Devices sensitive to infrared, visible or ultraviolet radiation characterised by at least three potential barriers, e.g. photothyristors the device being a photothyristor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26122—Auxiliary members for layer connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
    • H01L2224/26145—Flow barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
    • H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/10155—Shape being other than a cuboid
    • H01L2924/10158—Shape being other than a cuboid at the passive surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301—Thyristor
    • H01L2924/13034—Silicon Controlled Rectifier [SCR]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Electromagnetism (AREA)
  • Thyristors (AREA)
  • Element Separation (AREA)

Abstract

리드 프레임(34)상에 설치된 광학 트리거링 실리콘 제어 정류기(SCR)소자(21), SCR소자는 음극 층(24), 광학 게이트 또는 제어 층(23), 및 반도체 기판에 형성된 양극 층(31)을 포함한다. 소자는 리드 프레임에 형성된 받침대(33)에 접합된다. 리드 프레임에 소자를 접속하기 위하여, 접합물은 양극 층상에 증착되고 접착물은 리드 프레임 상의 받침대에 양극 층을 고정한다. 받침대는 리드 프레임에서 함몰부(35)를 에칭 또는 스탬핑하여 형성될 수 있다. 소자는 소자의 가장 자리가 함몰부에 인접하여 배치되고, 리드 프레임으로부터 간격이 벌어지도록 받침대상의 중앙에 배치된다.

Description

반도체 칩을 지지하기 위한 받침대 리드 프레임(A PEDESTAL LEAD FRAME FOR SUPPORTING A SEMICONDUCTOR CHIP)
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 관하여 제조된 반도체 소자 일부분의 단면도.

Claims (19)

  1. 상승된 받침대(33)를 가지는 리드 프레임(34); 제1표면 및 반대측 가장자리를 가지는 반도체 기판(22); 제1표면에 배치된 도핑된 불순의 층(31); 및 상기 가장 자리가 전기 절연을 제공하기 위하여 상기 리드 프레임으로부터 간격을 가지도록 도핑된 불순물의 상기 층에 고정되고 상기 받침대 위로 연장하는 상기 가장 자리를 가지는 상기 받침대 상에 설치된 저항 접속부(36)를 포함하는 것을 특징으로 하는 반도체 소자.
  2. 제1항에 있어서, 상기 리드 프레임의 표면의 함몰부(35)는 상기 받침대를 형성하는 것을 특징으로 하는 반도체 소자.
  3. 제2항에 있어서, 상기 가장 자리는 인접한 상기 함몰부에 배치되는 것을 특징으로 하는 반도체 소자.
  4. 제3항에 있어서, 상기 층 및 상기 기판은 반대로 도핑된 것을 특징으로 하는 반도체 소자.
  5. 상승된 받침대(33)를 가지는 리드 프레임(34); 제1 및 제2반대의 표면과 반대 측면의 상기 가장 자리를 가지는 반도체 기판(22); 상기 기판의 상기 제1표면에서 배치된 도핑된 불순물의 제1층(31); 서로 반대로 도핑되고, 상기 기판의 상기 제2표면에 배치된 도핑된 불순물의 제2 및 제3층(23,24); 및 상기 측면 가장 자리가 상기 받침대 위로 연장하고 상기 가장 자리가 전기 절연을 제공하기 위하여 상기 리드 프레임으로부터 간격을 가지도록 상기 제1층에 고정되고 상기 받침대에 접속되는 저항 접속부(36)를 포함하는 것을 특징으로 하는 반도체 소자.
  6. 제5항에 있어서, 상기 리드 프레임의 표면의 함몰부(35)는 상기 받침대를 형성하는 것을 특징으로 하는 반도체 소자.
  7. 제6항에 있어서, 상기 가장 자리는 인접한 상기 함몰부에 배치되는 것을 특징으로 하는 반도체 소자.
  8. 제7항에 있어서, 상기 제1층 및 상기 기판은 반대로 도핑되는 것을 특징으로 하는 반도체 소자.
  9. 상부 표면, 하부 표면 및 반대측 가장 자리를 가지는 반도체 기판(22); 상기 기판의 상부 표면에 배치된 제어 층(23); 상기 제어 층의 상부 표면에 배치된 음극 층(24); 상기 음극 층에 고정된 음극 접속부(26); 상기 기판의 하부 표면에 배치된 양극 층(31); 상기 양극 층상에 증착된 양극 접속부(36); 및 상승된 받침대(33)를가지는 리드 프레임(34)을 포함하고, 상기 양극 접속부가 상기 받침대 위로 연장하는 상기 측면 가장 자리를 가지는 상기 받침대상에 고정되고 상기 리드 프레임으로부터 간격을 가지는 것을 특징으로 하는 실리콘 제어정류기(SCR)소자.
  10. 제9항에 있어서, 상기 받침대는 상기 리드 프레임의 표면에 배치된 함몰부(35)에 의해 형성된 상승된 부분을 포함하는 것을 특징으로 하는 실리콘 제어 정류기(SCR)소자.
  11. 제10항에 있어서, 상기 양극 접속부 및 상기 측면 가장 자리는 상기 함몰부에 인접하여 배치되는 것을 특징으로 하는 실리콘 제어 정류기(SCR)소자.
  12. 반대의 측면 가장 자리를 가지는 반도체 기판을 제공하는 단계; 상기 가장 자리 사이의 상기 기판의 표면으로 한층의 도핑된 불순물을 확산하는 단계; 리프 프레임의 표면상에 받침대를 형성하는 단계; 및 상기 측면 가장 자리가 상기 받침대위로 연장하고 상기 리드 프레임으로부터 간격이 멀어지도록 상기 층 및 상기 받침대 사이에 증착된 저항 접속부를 가지는 상기 받침대 상에 상기 기판을 설치하는 단계를 포함하는 것을 특징으로 하는 반도체 칩 제조 방법.
  13. 제12항에 있어서, 상기 받침대를 형성하는 단계는 상기 리드 프레임의 표면에서 함몰부를 형성하는 단계를 포함하는 것을 특징으로 하는 반도체 칩 제조 방법.
  14. 제13항에 있어서, 상기 함몰부는 상기 리드 프레임의 상기 표면에 스탬핑되는 것을 특징으로 하는 반도체 칩 제조 방법.
  15. 제13항에 있어서, 상기 함몰부는 상기 리드 프레임의 상기 표면에서 에칭되는 것을 특징으로 하는 반도체 칩 제조 방법.
  16. 상부 표면, 하부 표면 및 반대의 측면 가장 자리를 가지는 N형태 기판을 제공하는 단계; 상기 표면의 상부 표면으로 제1P+ 층을 확산하는 단계; 상기 P+ 층의 일부분상에 투사성의 산화물 층을 형성하는 단계; 상기 N+ 층상에 음극 접속부를 증착하는 단계; 상기 기판의 상기 하부 표면으로 제2P+ 층을 확산하는 단계; 상기 제2P+ 층상에 양극 접속부를 증착시키는 단계; 리드 프레임의 상기 표면 상에 받침대를 형성하는 단계; 및 상기 가장 자리가 상기 받침대 위로 연장하고 상기 리드 프레임으로부터 간격이 벌어지도록 상기 받침대에 고정된 상기 양극 접속부를 가지는 상기 받침대 상에 상기 기판을 설치하는 단계를 포함하는 것을 특징으로 하는 광학 트리거링 실리콘 제어 정류기(SCR)소자 제조 방법.
  17. 제16항에 있어서, 상기 받침대를 형성하는 단계는 상기 리드 프레임의 표면에 함몰부를 형성하는 단계를 포함하는 것을 특징으로 하는 광학 트리거링 실리콘 제어 정류기(SCR)소자 제조 방법.
  18. 제17항에 있어서, 상기 함몰부는 상기 리드 프레임의 상기 표면에 스탬핑되는 것을 특징으로 하는 광학트리거링 실리콘 제어 정류기(SCR)소자 제조 방법.
  19. 제17항에 있어서, 상기 함몰부는 상기 리드 프레임의 상기 표면에서 에칭되는 것을 특징으로 하는 광학트리거링 실리콘 제어 정류기(SCR)소자 제조 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950704208A 1993-03-31 1994-03-31 반도체칩을지지하기위한받침대리드프레임 KR100326487B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US4082993A 1993-03-31 1993-03-31
US08/040829 1993-03-31
US08/040,829 1993-03-31
PCT/US1994/003555 WO1994023454A1 (en) 1993-03-31 1994-03-31 A pedestal lead frame for supporting a semiconductor chip

Publications (2)

Publication Number Publication Date
KR960702182A true KR960702182A (ko) 1996-03-28
KR100326487B1 KR100326487B1 (ko) 2002-08-08

Family

ID=21913203

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950704208A KR100326487B1 (ko) 1993-03-31 1994-03-31 반도체칩을지지하기위한받침대리드프레임

Country Status (5)

Country Link
US (2) US5344794A (ko)
EP (1) EP0692144A1 (ko)
JP (1) JPH08508614A (ko)
KR (1) KR100326487B1 (ko)
WO (1) WO1994023454A1 (ko)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5445974A (en) * 1993-03-31 1995-08-29 Siemens Components, Inc. Method of fabricating a high-voltage, vertical-trench semiconductor device
KR100275757B1 (ko) 1998-08-31 2001-01-15 김덕중 반도체 정류 소자 및 이를 제조하는 방법
FR2784801B1 (fr) 1998-10-19 2000-12-22 St Microelectronics Sa Composant de puissance portant des interconnexions
US6147397A (en) * 1999-12-28 2000-11-14 Maxim Integrated Products Stress isolated integrated circuit and method for making
DE10339487B4 (de) * 2003-08-27 2007-03-15 Infineon Technologies Ag Verfahren zum Aufbringen eines Halbleiterchips auf einen Träger
US8074622B2 (en) 2005-01-25 2011-12-13 Borgwarner, Inc. Control and interconnection system for an apparatus
US7274089B2 (en) * 2005-09-19 2007-09-25 Stats Chippac Ltd. Integrated circuit package system with adhesive restraint
US8536689B2 (en) * 2005-10-03 2013-09-17 Stats Chippac Ltd. Integrated circuit package system with multi-surface die attach pad
DE102014115770B4 (de) 2014-10-30 2018-03-29 Infineon Technologies Ag Verfahren zur verbindung eines substrats

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3902189A (en) * 1974-04-10 1975-08-26 Hunt Electronics Prefabricated article and methods of maintaining the orientation of parts being bonded thereto
US3928093A (en) * 1974-06-03 1975-12-23 Northern Electric Co Method for making a bi-directional solid state device
JPS55115364A (en) * 1979-02-28 1980-09-05 Nec Corp Manufacturing method of semiconductor device
JPS5835953A (ja) * 1981-08-28 1983-03-02 Hitachi Ltd 半導体装置
JPS5878173A (ja) * 1981-11-04 1983-05-11 Seiko Epson Corp 光印写装置
JPS6279669A (ja) * 1985-10-03 1987-04-13 Mitsubishi Electric Corp 半導体装置
US4914045A (en) * 1985-12-19 1990-04-03 Teccor Electronics, Inc. Method of fabricating packaged TRIAC and trigger switch
JPS6373544A (ja) * 1986-09-16 1988-04-04 Matsushita Electronics Corp リ−ドフレ−ム
JPS63120431A (ja) * 1986-11-10 1988-05-24 Nec Corp 電力用半導体装置
JPS63318761A (ja) * 1987-06-22 1988-12-27 Mitsubishi Electric Corp 電力用半導体装置
JPS6431447A (en) * 1987-07-27 1989-02-01 Nec Corp Power semiconductor device
JPH01115127A (ja) * 1987-10-28 1989-05-08 Mitsubishi Electric Corp 半導体装置
JPH027472A (ja) * 1988-05-23 1990-01-11 Mitsubishi Electric Corp 半導体装置
JPH0671062B2 (ja) * 1989-08-30 1994-09-07 株式会社東芝 樹脂封止型半導体装置
JPH07118534B2 (ja) * 1990-02-22 1995-12-18 三菱電機株式会社 半導体装置の製造方法
US5229327A (en) * 1990-06-12 1993-07-20 Micron Technology, Inc. Process for manufacturing semiconductor device structures cooled by Peltier junctions and electrical interconnect assemblies therefor
DE9114268U1 (de) * 1991-11-15 1992-01-09 Siemens AG, 8000 München Hochspannungs-Isolierscheibe

Also Published As

Publication number Publication date
US5344794A (en) 1994-09-06
WO1994023454A1 (en) 1994-10-13
KR100326487B1 (ko) 2002-08-08
JPH08508614A (ja) 1996-09-10
US5506425A (en) 1996-04-09
EP0692144A1 (en) 1996-01-17

Similar Documents

Publication Publication Date Title
KR100632137B1 (ko) 반도체 디바이스 어셈블리, 하프 브리지 구동 회로, 솔레노이드 구동 회로, 풀 브리지 구동 회로 및 전압 레벨 변환기 회로
KR910001937A (ko) 고 전압용 ic제조방법
EP0989641A3 (en) Optical hybrid integrated device and method of making the same
JPH0385755A (ja) 樹脂封止型半導体装置
US4985745A (en) Substrate structure for composite semiconductor device
EP0510604A3 (en) Semiconductor device and method of manufacturing the same
US5003372A (en) High breakdown voltage semiconductor device
EP1193760A3 (en) Semiconductor device with SOI structure and method of manufacturing the same
KR950021299A (ko) 화합물 반도체장치
KR960702182A (ko) 반도체 칩을 지지하기 위한 받침대 리드 프레임(a pedestal lead frame for supporting a semiconductor chip)
KR840002162A (ko) 반도체 장치(半導體裝置)
US20020113247A1 (en) Electronic device integrating an insulated gate bipolar transistor power device and a diode into a protective package
KR930022530A (ko) 반도체 장치 및 그 제조방법
KR910013507A (ko) 반도체장치의 제조방법
US5445974A (en) Method of fabricating a high-voltage, vertical-trench semiconductor device
KR970053159A (ko) 반도체 기판 범프 및 그 제조방법
JPS61134063A (ja) 半導体装置
JPH041737Y2 (ko)
JPS6339977Y2 (ko)
JPS58191449A (ja) 多層配線構造
JP2680869B2 (ja) 半導体装置
JPH0518470B2 (ko)
KR100564949B1 (ko) 전력변환용 사각칩 사이리스터 반도체 소자 및 그 제조방법
JPH0121569Y2 (ko)
JPH01319974A (ja) 半導体装置

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130208

Year of fee payment: 12

FPAY Annual fee payment

Payment date: 20140203

Year of fee payment: 13

EXPY Expiration of term