KR960043132A - 엘오씨(loc) 반도체 패키지 및 반도체 장치를 패키징하는 방법 - Google Patents

엘오씨(loc) 반도체 패키지 및 반도체 장치를 패키징하는 방법 Download PDF

Info

Publication number
KR960043132A
KR960043132A KR1019950011774A KR19950011774A KR960043132A KR 960043132 A KR960043132 A KR 960043132A KR 1019950011774 A KR1019950011774 A KR 1019950011774A KR 19950011774 A KR19950011774 A KR 19950011774A KR 960043132 A KR960043132 A KR 960043132A
Authority
KR
South Korea
Prior art keywords
leads
bonding pads
busbars
inner leads
bus bars
Prior art date
Application number
KR1019950011774A
Other languages
English (en)
Other versions
KR0144164B1 (ko
Inventor
전동석
홍준기
Original Assignee
문정환
Lg 반도체주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, Lg 반도체주식회사 filed Critical 문정환
Priority to KR1019950011774A priority Critical patent/KR0144164B1/ko
Priority to US08/510,233 priority patent/US5821605A/en
Priority to JP8034266A priority patent/JP2799850B2/ja
Publication of KR960043132A publication Critical patent/KR960043132A/ko
Priority to US09/023,707 priority patent/US6066887A/en
Application granted granted Critical
Publication of KR0144164B1 publication Critical patent/KR0144164B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N15/00—Investigating characteristics of particles; Investigating permeability, pore-volume or surface-area of porous materials
    • G01N15/10—Investigating individual particles
    • G01N2015/1028—Sorting particles
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05555—Shape in top view being circular or elliptic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10161—Shape being a cuboid with a rectangular active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

상부표면상에 복수개의 본딩패드들을 갖는 반도체 칩; 반도체 칩의 상측에 위치되고 와이어들에 의해 상기 본딩 패드들과 전기적으로 연결되기 위한 복수개의 내부리드들; 각 내부리드들로 부터 연장되어 형성되는 복수개의 외부리드들; 그리고반도체칩의 상측에서 상기 내부리드들보다 낮은 높이로 형성되는 하나 또는 그 이상의 전원공급 및 그라운드용 버스바 또는 버스바들을 구비하는 LOC 반도체 패키지이다.
상부표면에 복수개의 본딩패드를 갖는 반도체 칩을 마련하는 스텝, 복수개의 내부리드들과 이 내부리드들로 부터 연장되는 복수개의 외부리드들을 반도체 칩 상측에 배열하는 스텝; 전원공급 및 그라운드용 버스바들을 반도체 칩의 상측에서 내부리드들보다 낮은 높이로 배열하는 스텝을 구비하는 반도체 장치를 패키징하는 방법이다.

Description

엘오씨(LOC) 반도체 패키지 및 반도체 장치를 패키징하는 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제7도는 본 발명의 제1실시예에 따른 반도체 칩이 부착된 상태의 LOC 리드프레임의 구성도, 제8도는 제7도의 A-A'선에 따른 단면도.

Claims (26)

  1. 상부표면상에 복수개의 본딩패드들을 갖는 반도체 칩; 상기 반도체칩의 상측에 위치되고 와이어들에 의해 상기 본딩패드들과 전기적으로 연결되기 위한 복수개의 내부리드들; 각 내부리드들로 부터 연장되어 형성되는 복수개의 외부리드들; 그리고 상기 반도체칩의 상측에서 상기 내부리드들보다 낮은 높이로 형성되는 하나 또는 그 이상의 전원공급 및 그라운드용 버스바 또는 버스바들로 구성됨을 특징으로 하는 LOC 반도체 패키지.
  2. 제1항에 있어서, 적어도 하나 이상의 버스바들은 상기 복수개의 내부리드들중 일부로 부터 연장되는 형태로 형성됨을 특징으로 하는 LOC 반도체 패키지.
  3. 제1항에 있어서, 복수개의 내부리드들의 선단부의 하부표면과 반도체 칩의 상부표면을 부착시키는 절연성양면 접착테이프가 더 구비됨을 특징으로 하는 LOC 반도체 패키지.
  4. 제3항에 있어서, 절연성 양면 접착테이프의 두께는 상기 버스바와 내부 리드사이의 높이차이와 동일함을특징으로 하는 LOC 반도체 패키지.
  5. 제3항에 있어서, 상기 절연성 접착테이프는 베이스 필름과 이 베이스 필름의 상부표면과 하부표면에 각각형성된 접착제로 구성됨을 특징으로 하는 LOC 반도체 패키지.
  6. 제1항에 있어서, 버스바들은 그것의 상부표면과 상기 내부리드들의 하부표면을 부착하고 그것의 하부표면과 반도체칩의 상부표면을 부착하기 위해 상부표면과 하부표면에 각각 절연성 양면 접착테이프를 갖는 것을 특징으로 하는 LOC 반도체 패키지.
  7. 제6항에 있어서, 버스바들의 상부표면에 형성된 절연성 양면 접착테이프는 상기 내부 리드들과 부착되기위한 위치들에서 아일랜드들의 형태로 형성됨을 특징으로 하는 LOC 반도체 패키지.
  8. 제6항에 있어서, 버스바들의 상부표면상에 형성된 절연성 양면 접착테이프는 버스바들과 본딩패드들 또는버스바들과 외부리드들과의 와이어 본딩을 위한 복수개의 오픈영역들을 갖는 것을 특징으로 하는 LOC 반도체 패키지.
  9. 제1항에 있어서, 버스바의 물질로서는 구리, 철과 니켈의 합금(ALLOY 42)및 알루미늄중 하나가 사용됨을특징으로 하는 LOC 반도체 패키지.
  10. 제1항에 있어서, 상기 내부리드들과 본딩패드들간의 전기적연결, 그리고 버스바들과 본딩패드들 또는 외부리드들간의 전기적 연결을 위한 복수개의 와이어들; 그리고 외부리드들을 제외한 다른 모든 패키지 요소들을 몰드한 콤파운드 바디(body)가 추가로 구비됨을 특징으로 하는 LOC 반도체 패키지.
  11. 상부표면상에 복수개의 본딩패드들을 갖는 반도체 칩; 반도체 칩의 상측에 형성되는 복수개의 내부리드들; 각 내부리드로부터 연장되어 형성되는 복수개의 외부리드들; 일부 내부리드들로부터 내부리드들과 본딩패드들사이로 연장되어 형성되고, 내리드를 향해 복수개의 돌출부들을 갖으며, 내부리드들보다 낮은 높이로 형성되는 하나 또는 그 이상의 버스바 또는 버스바들; 상기 내부리드들의 선단부의 하부표면과 돌출부들의 하부표면을 반도체 칩의 상부표면과 부착시키기 위한 절연성 양면 접착테이프; 내부리드들과 본딩패드들, 버스바들과 본딩패드들, 또는 외부리드들과 버스바들가늘전기적으로 연결하는 복수개의 와이어들; 그리고 외부리드들은 제외한 상기 모든 패키지 요소들을 몰드한 콤파운드바디로구성됨을 특징으로 하는 LOC 반도체 패키지.
  12. 제11항에 있어서, 돌출부들은 버스바들로 부터 내부리드를 향해 연장되고 내부리드들과 동일 높이로 형성됨을 특징으로 하는 LOC 반도체 패키지.
  13. 제11항에 있어서, 내부리드들과 본딩패드들간의 와이어 본딩을 용이하게 하기 위해 상기 내부리드들의 선단부의 상부표면에 코팅되는 복수개의 도전체들이 더 구비됨을 특징으로 하는 LOC 반도체 패키지.
  14. 제11항에 있어서, 절연성 양면 접착테이프에는 베이스필름과, 베이스필름의 상부표면에 형성된 제1절연접착테이프, 베이스필름의 하부표면에 형성된 제2절연접착테이프로 구성됨을 특징으로 하는 LOC 반도체 패키지.
  15. 상부표면상에 복수개의 본딩 패드들을 갖는 반도체칩; 반도체칩의 상측에 형성되는 복수개의 내부리드들; 각 내부 리드들로부터 연장되어 형성되는 복수개의 외부리드들; 일부 내부리드들로부터 다른 내부리드들의 선단부의 하측으로 연장되어 형성되는 전원공급 및 그라운드용 하나 또는 그 이상의 버스바 또는 버스바들; 버스바들의 상부표면과 상기 선단부의 하부표면을 부착하고 버스바들과 본딩패드들 또는 버스바들과 외부리드들간의 와이어 본딩을 위해 복수개의오픈영역을 갖는 제1절연접착테이프; 버스바들의 하부표면과 상기 반도체칩의 상부표면을 부착시키기 위한 제2절연접착테이프; 내부리드들과 본딩패드들, 버스바들과 본딩패드들 또는 외부리드들과 버스바들간을 전기적으로 연결하는 복수개의와이어들; 그리고 외부리드들을 제외한 상기 모든 패키지 요소들을 몰드한 콤파운드 바디로 구성됨을 특징으로 하는 LOC반도체 패키지.
  16. 제15항에 있어서, 상기 내부리드들의 선단부의 상부표면에는 내부리드들과 본딩패드들간의 와이어 본딩을 용이하게 하기위해 코팅되는 복수개의 도전체들이 더 구비됨을 특징으로 하는 LOC 반도체 패키지.
  17. 제15항에 있어서, 상기 제절연접착테이프와 제2절연접착테이프 및 버스바들은 일체의 구조로 형성됨을 특징으로 하는 LOC 반도체 패키지.
  18. 상부표면상에 복수개의 본딩패드들을 갖는 반도체 칩; 반도체칩의 상측에 형성되는 복수개의 내부리드들; 각 내부리드로 부터 연장되어 형성되는 복수개의 외부리드들; 일부 내부리드들로 부터 다른 내부리드들의 선단부의 하측으로 연장되어 형성되는 전원공급 및 그라운드용 하나 또는 그 이상의 버스바 또는 버스바들; 버스바들의 상부표면상에 형성되고 내부리드들의 선단부 하부표면과 버스바들의 상부표면을 부착하기 위한 복수개의 절연성 접착 아일랜드들; 버스바들의 하부표면과 상기 반도체 칩의 상부표면을 부착시키기 위한 절연접착테이프; 내부리드들과 본딩패드들, 버스바들과본딩패드들 또는 외부리드들과 버스바들간을 전기적으로 연결하는 복수개의 와이어들; 그리고 외부리드들을 제외한 상기모든 패키지 요소들을 몰드한 콤파운드 바디로 구성됨을 특징으로 하는 LOC 반도체 패키지.
  19. 제18항에 있어서, 상기 내부리드들의 선단부의 상부표면에는 내부리드들과 본딩패드들간의 와이어 본딩을 용이하게 하기위해 코팅된 복수개의 도전체들이 더 구비됨을 특징으로 하는 LOC 반도체 패키지.
  20. 제18항에 있어서, 상기 절연성 접착 아일랜드들과, 버스바들 및 절연접착테이프는 일체의 구조로 형성됨을 특징으로 하는 LOC 반도체 패키지.
  21. 상부표면상에 복수개의 본딩패드를 갖는 반도체칩을 마련하는 스텝; 복수개의 내부리드들과 이 내부리드들로 부터 연장되는 복수개의 외부리드들을 상기 반도체 칩 상측에 배열하는 스텝; 전원 공급 및 그라운드용 버스바들을 반도체칩의 상측에서 내부리드들보다 낮은 높이로 배열하는 스텝을 구비함을 특징으로 하는 반도체장치를 패키징하는 방법.
  22. 제21항에 있어서, 상기 버스바들은 일부 내부리드들로 부터 연장되어 내부리드들의 선단부의 하측에 배열됨을 특징으로 하는 반도체장치를 패키징하는 방법.
  23. 제21항에 있어서, 상기 버스바들은 일부 내부리드들로 부터 연장되어 내부리드들과 본딩패드들 사이에 배열됨을 특징으로 하는 반도체 장치를 패키징하는 방법.
  24. 제21항에 있어서, 복수개의 오픈영역을 갖는 절연접착테이프를 이용하여 상기 버스바들의 상부표면과 상기 내부리드들의 선단부 하부표면을 부착하는 스텝; 절연접착테이프를 이용하여 상기 버스바들의 하부표면과 반도체칩의상부표면을 부착하는 스텝; 상기 오픈영역들을 통해 외부리드들과 버스바들 또는 본딩패드들과 버스바들간을 와이어 본딩하고 내부리드들과 본딩패드들간을 와이어 본딩하는 스텝; 그리고 외부 리드들을 제외한 모든 반도체 패키징 요소들을 콤파운드로 몰딩하는 스텝이 더 구비됨을 특징으로 하는 반도체 장치를 패키징하는 방법.
  25. 제21항에 있어서, 상기 버스바들상에 복수개의 절연접착 아일랜드들을 형성하는 스텝; 상기 절연 접착아일랜드들에 의해 상기 내부리드들의 선단부의 하부표면을 버스바들상에 부착하는 스텝; 상기 버스바들의 하부표면상에 절연접착테이프를 형성하는 스텝; 상기 절연 접착테이프를 이용하여 반도체 칩의 상부표면과 버스바들의 하부표면을 부착하는스텝; 버스바들의 노출된 표면과 본딩 패드들 또는 외부 리드들을 와이어 본딩하고 내부 리드들과 본딩 패드들을 와이어본딩하는 스텝; 그리고 외부리드들을 제외한 나머지 반도체 패키징 요소들을 콤파운드로 몰딩하는 스텝을 구비함을 특징으로 하는 반도체 장치를 패키징하는 방법.
  26. 제21항에 있어서, 상기 내부 리드들의 선단부의 하부표면과 버스바들의 일부 하부표면을 절연성 양면 접착테이프로 반도체 칩의 상부표면상에 부착하는 스텝이 더 구비됨을 특징으로 하는 반도체 장치를 패키징하는 방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950011774A 1995-05-12 1995-05-12 엘오씨 반도체 패키지 및 반도체 장치를 패키징하는 방법 KR0144164B1 (ko)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1019950011774A KR0144164B1 (ko) 1995-05-12 1995-05-12 엘오씨 반도체 패키지 및 반도체 장치를 패키징하는 방법
US08/510,233 US5821605A (en) 1995-05-12 1995-08-02 LOC semiconductor package
JP8034266A JP2799850B2 (ja) 1995-05-12 1996-01-30 Ｌｏｃ半導体パッケージ及び半導体装置のパッケージング方法
US09/023,707 US6066887A (en) 1995-05-12 1998-02-13 LOC semiconductor package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950011774A KR0144164B1 (ko) 1995-05-12 1995-05-12 엘오씨 반도체 패키지 및 반도체 장치를 패키징하는 방법

Publications (2)

Publication Number Publication Date
KR960043132A true KR960043132A (ko) 1996-12-23
KR0144164B1 KR0144164B1 (ko) 1998-07-01

Family

ID=19414347

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950011774A KR0144164B1 (ko) 1995-05-12 1995-05-12 엘오씨 반도체 패키지 및 반도체 장치를 패키징하는 방법

Country Status (3)

Country Link
US (2) US5821605A (ko)
JP (1) JP2799850B2 (ko)
KR (1) KR0144164B1 (ko)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6667560B2 (en) 1996-05-29 2003-12-23 Texas Instruments Incorporated Board on chip ball grid array
JPH10214933A (ja) * 1997-01-29 1998-08-11 Toshiba Corp 半導体装置とその製造方法
JP3638750B2 (ja) * 1997-03-25 2005-04-13 株式会社ルネサステクノロジ 半導体装置
JP3611948B2 (ja) * 1997-05-16 2005-01-19 日本テキサス・インスツルメンツ株式会社 半導体装置及びその製造方法
US6580157B2 (en) * 1997-06-10 2003-06-17 Micron Technology, Inc. Assembly and method for modified bus bar with Kapton™ tape or insulative material in LOC packaged part
US5780923A (en) * 1997-06-10 1998-07-14 Micron Technology, Inc. Modified bus bar with Kapton™ tape or insulative material on LOC packaged part
JP3036498B2 (ja) * 1997-12-08 2000-04-24 日本電気株式会社 半導体パッケージ
KR20010022174A (ko) * 1997-08-29 2001-03-15 가나이 쓰토무 반도체 장치 및 그 제조방법
US6515359B1 (en) * 1998-01-20 2003-02-04 Micron Technology, Inc. Lead frame decoupling capacitor semiconductor device packages including the same and methods
US6610561B2 (en) 1998-02-27 2003-08-26 Hitachi, Ltd. Method of fabricating a semiconductor device
JPH11251506A (ja) * 1998-02-27 1999-09-17 Hitachi Ltd 半導体装置およびその製造方法
JP3314754B2 (ja) * 1999-04-22 2002-08-12 松下電器産業株式会社 鉛を含まない錫ベース半田皮膜を有する半導体装置およびその製造方法
US6265761B1 (en) 1999-05-07 2001-07-24 Maxim Integrated Products, Inc. Semiconductor devices with improved lead frame structures
US6534861B1 (en) 1999-11-15 2003-03-18 Substrate Technologies Incorporated Ball grid substrate for lead-on-chip semiconductor package
JP2001156237A (ja) * 1999-11-25 2001-06-08 Mitsubishi Electric Corp リードフレーム及びそれを用いた樹脂封止型半導体装置
US7550842B2 (en) * 2002-12-12 2009-06-23 Formfactor, Inc. Integrated circuit assembly
JP4130167B2 (ja) * 2003-10-06 2008-08-06 日東電工株式会社 半導体ウエハの剥離方法
TW200814247A (en) * 2006-09-12 2008-03-16 Chipmos Technologies Inc Stacked chip package structure with lead-frame having bus bar with transfer pad
US8264072B2 (en) 2007-10-22 2012-09-11 Infineon Technologies Ag Electronic device
WO2011040911A1 (en) * 2009-09-30 2011-04-07 Colgate-Palmolive Company Antiperspirant/deodorant composition
US9607953B1 (en) * 2016-02-24 2017-03-28 Nxp Usa, Inc. Semiconductor package with isolation wall
US10787303B2 (en) 2016-05-29 2020-09-29 Cellulose Material Solutions, LLC Packaging insulation products and methods of making and using same
US11078007B2 (en) 2016-06-27 2021-08-03 Cellulose Material Solutions, LLC Thermoplastic packaging insulation products and methods of making and using same

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS595653A (ja) * 1982-07-02 1984-01-12 Nippon Steel Corp 含クロム鋼基材リ−ドフレ−ム
JPH0758753B2 (ja) * 1986-02-20 1995-06-21 日本電気株式会社 リードフレーム
JP2567961B2 (ja) * 1989-12-01 1996-12-25 株式会社日立製作所 半導体装置及びリ−ドフレ−ム
US5227232A (en) * 1991-01-23 1993-07-13 Lim Thiam B Conductive tape for semiconductor package, a lead frame without power buses for lead on chip package, and a semiconductor device with conductive tape power distribution
JP2518569B2 (ja) * 1991-09-19 1996-07-24 三菱電機株式会社 半導体装置
US5286999A (en) * 1992-09-08 1994-02-15 Texas Instruments Incorporated Folded bus bar leadframe
JPH06283659A (ja) * 1993-03-25 1994-10-07 Mitsubishi Electric Corp 半導体装置
JPH08255866A (ja) * 1995-03-16 1996-10-01 Fujitsu Ltd 半導体装置とその製造方法

Also Published As

Publication number Publication date
KR0144164B1 (ko) 1998-07-01
JPH08316405A (ja) 1996-11-29
US5821605A (en) 1998-10-13
JP2799850B2 (ja) 1998-09-21
US6066887A (en) 2000-05-23

Similar Documents

Publication Publication Date Title
KR960043132A (ko) 엘오씨(loc) 반도체 패키지 및 반도체 장치를 패키징하는 방법
US6175149B1 (en) Mounting multiple semiconductor dies in a package
EP0843356B1 (en) Lead-on-chip semiconductor device
KR920001696A (ko) 반도체 다이를 절연시키기 위한 히트 싱크 및 다중 장착 패드 리드 프레임 패키지 및 그 방법
EP0399447A2 (en) Plastic molded type semiconductor device
KR940012549A (ko) 반도체 펙케지
KR950030323A (ko) 반도체 장치와 반도체 장치의 생산방법 및 반도체 모듈
KR970053679A (ko) 리드노출형 반도체 패키지
KR970067781A (ko) 반도체 장치와 그의 제조방법 및 집합형 반도체 장치
KR980006163A (ko) 수지밀봉형 반도체장치 및 그의 제조방법
KR960009136A (ko) 반도체 패키지 및 그 제조방법
KR20000026955A (ko) 반도체 패키지 및 그 제조방법
JPS61500245A (ja) リ−ドフレ−ム・チップ支持部を含む半導体集積回路
KR920007132A (ko) 집적회로용 절연리드 프레임 및 그의 제조방법
KR920001689A (ko) 반도체장치 및 그 제조방법
US6534344B2 (en) Integrated circuit chip and method for fabricating the same
EP0574662A2 (en) Insulated semiconductor package
US5231305A (en) Ceramic bonding bridge
JPH0645504A (ja) 半導体装置
KR950010012Y1 (ko) 리드온칩 패키지
JPS61194861A (ja) 樹脂封止型半導体装置
KR0142756B1 (ko) 칩홀딩 리드 온 칩타입 반도체 패키지
JPS6245159A (ja) 半導体装置
KR970008508A (ko) 반도체 패키지 및 그 제조방법
KR970053675A (ko) 반도체 봉지시 유동형태를 개선하기 위한 리드프레임 구조

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120323

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee