KR930007096A - 인체 효과를 감소시키기 위한 엔-채널 풀업 트랜지스터 - Google Patents

인체 효과를 감소시키기 위한 엔-채널 풀업 트랜지스터 Download PDF

Info

Publication number
KR930007096A
KR930007096A KR1019920016599A KR920016599A KR930007096A KR 930007096 A KR930007096 A KR 930007096A KR 1019920016599 A KR1019920016599 A KR 1019920016599A KR 920016599 A KR920016599 A KR 920016599A KR 930007096 A KR930007096 A KR 930007096A
Authority
KR
South Korea
Prior art keywords
transistor
source
drain
region
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR1019920016599A
Other languages
English (en)
Korean (ko)
Inventor
제퍼슨 러날듀 토마스
마무드 콰지
Original Assignee
토마스 더블류, 암스트롱
어드밴스드 마이크로 디바이시즈, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 토마스 더블류, 암스트롱, 어드밴스드 마이크로 디바이시즈, 인코포레이티드 filed Critical 토마스 더블류, 암스트롱
Publication of KR930007096A publication Critical patent/KR930007096A/ko
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/04—Modifications for accelerating switching
    • H03K17/041—Modifications for accelerating switching without feedback from the output circuit to the control circuit
    • H03K17/04106—Modifications for accelerating switching without feedback from the output circuit to the control circuit in field-effect transistor switches
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H03K2217/0018—Special modifications or use of the back gate voltage of a FET

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)
KR1019920016599A 1991-09-16 1992-09-09 인체 효과를 감소시키기 위한 엔-채널 풀업 트랜지스터 Withdrawn KR930007096A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/760,313 US5191244A (en) 1991-09-16 1991-09-16 N-channel pull-up transistor with reduced body effect
US07/760,313 1991-09-16

Publications (1)

Publication Number Publication Date
KR930007096A true KR930007096A (ko) 1993-04-22

Family

ID=25058726

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920016599A Withdrawn KR930007096A (ko) 1991-09-16 1992-09-09 인체 효과를 감소시키기 위한 엔-채널 풀업 트랜지스터

Country Status (5)

Country Link
US (1) US5191244A (enExample)
EP (1) EP0533339A2 (enExample)
JP (1) JPH05259874A (enExample)
KR (1) KR930007096A (enExample)
TW (1) TW198156B (enExample)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3321188B2 (ja) * 1991-07-26 2002-09-03 株式会社東芝 出力回路
JPH05167427A (ja) * 1991-12-13 1993-07-02 Toshiba Corp レベルシフト回路
US5430404A (en) * 1992-10-28 1995-07-04 Integrated Device Technology, Inc. Output driver circuits with enhanced supply-line bounce control and improved VOH characteristic
US5338978A (en) * 1993-02-10 1994-08-16 National Semiconductor Corporation Full swing power down buffer circuit with multiple power supply isolation
US5387826A (en) * 1993-02-10 1995-02-07 National Semiconductor Corporation Overvoltage protection against charge leakage in an output driver
JP2888722B2 (ja) * 1993-04-12 1999-05-10 株式会社東芝 インターフェース回路
JP3500149B2 (ja) * 1993-06-07 2004-02-23 ナショナル・セミコンダクター・コーポレイション 過電圧保護
US5406140A (en) * 1993-06-07 1995-04-11 National Semiconductor Corporation Voltage translation and overvoltage protection
US5396128A (en) * 1993-09-13 1995-03-07 Motorola, Inc. Output circuit for interfacing integrated circuits having different power supply potentials
JP3160449B2 (ja) * 1993-12-02 2001-04-25 株式会社東芝 トランジスタ回路
US5422591A (en) * 1994-01-03 1995-06-06 Sgs-Thomson Microelectronics, Inc. Output driver circuit with body bias control for multiple power supply operation
JP3085130B2 (ja) * 1995-03-22 2000-09-04 日本電気株式会社 ドライバ回路
EP0735682A1 (en) * 1995-03-31 1996-10-02 STMicroelectronics S.r.l. MOS transistor switching circuit without body effect
US5602790A (en) * 1995-08-15 1997-02-11 Micron Technology, Inc. Memory device with MOS transistors having bodies biased by temperature-compensated voltage
US5844425A (en) * 1996-07-19 1998-12-01 Quality Semiconductor, Inc. CMOS tristate output buffer with having overvoltage protection and increased stability against bus voltage variations
US5767733A (en) * 1996-09-20 1998-06-16 Integrated Device Technology, Inc. Biasing circuit for reducing body effect in a bi-directional field effect transistor
FR2760151B1 (fr) * 1997-02-25 1999-05-14 Sgs Thomson Microelectronics Amplificateur-tampon de commande de bus
JP3544819B2 (ja) * 1997-03-31 2004-07-21 株式会社 沖マイクロデザイン 入力回路および出力回路ならびに入出力回路
US6674304B1 (en) 1999-02-26 2004-01-06 Motorola Inc. Output buffer circuit and method of operation
US6239649B1 (en) * 1999-04-20 2001-05-29 International Business Machines Corporation Switched body SOI (silicon on insulator) circuits and fabrication method therefor
IT1318266B1 (it) * 2000-07-27 2003-07-28 St Microelectronics Srl Circuito di disaccoppiamento tra linee di conduzione.
US6812766B2 (en) * 2001-05-22 2004-11-02 Matsushita Electric Industrial Co., Ltd. Input/output circuit of semiconductor integrated circuit
JP4787554B2 (ja) * 2005-07-01 2011-10-05 パナソニック株式会社 入出力回路装置
US7982523B2 (en) 2008-12-05 2011-07-19 Infineon Technologies Ag Electro static discharge clamping device
US8519684B2 (en) * 2010-09-08 2013-08-27 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuits for converting a high voltage level to a low voltage level
US8519773B2 (en) * 2011-06-17 2013-08-27 Texas Instruments Incorporated Power switch with one-shot discharge and increased switching speed
KR102600000B1 (ko) 2018-08-06 2023-11-08 삼성전자주식회사 출력 드라이버, 및 이를 구비하는 반도체 메모리 장치 및 메모리 시스템

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3720848A (en) * 1971-07-01 1973-03-13 Motorola Inc Solid-state relay
US4324991A (en) * 1979-12-12 1982-04-13 Casio Computer Co., Ltd. Voltage selector circuit
JPS5813029A (ja) * 1981-07-17 1983-01-25 Toshiba Corp アナログスイツチ装置
US4473761A (en) * 1982-04-23 1984-09-25 Motorola, Inc. Solid state transmission gate
GB2158311B (en) * 1984-04-26 1987-12-02 Texas Instruments Ltd Output stage for a logic circuit
JPS6382019A (ja) * 1986-09-25 1988-04-12 Mitsubishi Electric Corp 相補形ｍｏｓ高インピ−ダンス回路
JPH02154461A (ja) * 1988-12-06 1990-06-13 Mitsubishi Electric Corp 半導体集積回路の出力バッファ
JP2557534B2 (ja) * 1989-11-07 1996-11-27 富士通株式会社 半導体集積回路装置
JPH057149A (ja) * 1991-06-27 1993-01-14 Fujitsu Ltd 出力回路
JP3321188B2 (ja) * 1991-07-26 2002-09-03 株式会社東芝 出力回路

Also Published As

Publication number Publication date
EP0533339A3 (enExample) 1995-02-08
TW198156B (enExample) 1993-01-11
EP0533339A2 (en) 1993-03-24
US5191244A (en) 1993-03-02
JPH05259874A (ja) 1993-10-08

Similar Documents

Publication Publication Date Title
KR930007096A (ko) 인체 효과를 감소시키기 위한 엔-채널 풀업 트랜지스터
KR950030487A (ko) 래치-업을 방지한 씨모스형 데이타 출력버퍼
KR910002130A (ko) 반도체집적회로
KR970072397A (ko) 반도체 장치
KR890013862A (ko) 전압레벨 변환회로
JPS60767A (ja) 半導体装置
US4346310A (en) Voltage booster circuit
KR920015365A (ko) 입출력 버퍼회로
KR920022505A (ko) 보호 소자를 갖고있는 반도체 집적회로
JPS63208324A (ja) 半導体集積回路装置
KR950012707A (ko) 반도체 장치
KR900701045A (ko) 상보형 mos 회로기술을 이용한 래치업 방지회로를 가진 집적회로
KR910005448A (ko) 반도체 집적회로
DE3485235D1 (de) Eingangssignalpegelwandler fuer eine mos-digitalschaltung.
KR880004589A (ko) 기판바이어스 전압발생기를 구비한 상보형 집적회로 배열
JPS6325714B2 (enExample)
Wong et al. A 1 V CMOS digital circuits with double-gate-driven MOSFET
KR880009448A (ko) 반도체 집적회로 장치
KR930003414A (ko) 반도체 집적 회로 장치
KR960039345A (ko) 입력 보호 회로 및 반도체 집적 회로의 제조 방법
TW348310B (en) Semiconductor integrated circuit
JPH0532908B2 (enExample)
KR910017424A (ko) 반도체 집적회로 장치의 메모리셀 회로
KR930003903Y1 (ko) 트라이 스테이트 입출력 회로
KR100244287B1 (ko) 씨모스펫

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19920909

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid