KR920001750A - 반도체 장치 및 그 제조방법 - Google Patents
반도체 장치 및 그 제조방법 Download PDFInfo
- Publication number
- KR920001750A KR920001750A KR1019910010434A KR910010434A KR920001750A KR 920001750 A KR920001750 A KR 920001750A KR 1019910010434 A KR1019910010434 A KR 1019910010434A KR 910010434 A KR910010434 A KR 910010434A KR 920001750 A KR920001750 A KR 920001750A
- Authority
- KR
- South Korea
- Prior art keywords
- insulating film
- semiconductor device
- substrate
- impurity
- wiring layer
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 10
- 238000004519 manufacturing process Methods 0.000 title claims description 5
- 239000012535 impurity Substances 0.000 claims description 10
- 239000000758 substrate Substances 0.000 claims description 8
- 150000004767 nitrides Chemical class 0.000 claims description 4
- 238000009792 diffusion process Methods 0.000 claims 7
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical group [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims 2
- 229910052796 boron Inorganic materials 0.000 claims 2
- 239000004020 conductor Substances 0.000 claims 2
- 230000003647 oxidation Effects 0.000 claims 2
- 238000007254 oxidation reaction Methods 0.000 claims 2
- 230000001590 oxidative effect Effects 0.000 claims 2
- 230000004913 activation Effects 0.000 claims 1
- 238000005530 etching Methods 0.000 claims 1
- 238000010438 heat treatment Methods 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
- 238000000059 patterning Methods 0.000 claims 1
- 229910015900 BF3 Inorganic materials 0.000 description 2
- WTEOIRVLGSZEPR-UHFFFAOYSA-N boron trifluoride Chemical compound FB(F)F WTEOIRVLGSZEPR-UHFFFAOYSA-N 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
- H01L21/2652—Through-implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0922—Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
내용 없음.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도(a) 내지 제1도(j)는 본 발명의 1실시예에 따른 CMOS형 반도체장치를 제조공정순으로 각각 도시한 단면도.
제2도는 상기 실시예에 따른 MOSFET의 깊이에 따른 불순물농도변화의 시뮬레이션결과를 나타낸 도면.
제3도는 질화막이 없는 종래의 MOSFET의 깊이에 따른 불순물농도변화의 시뮬레이션결과를 나타낸 도면이다.
* 도면의 주요부분에 대한 부호의 설명
10 : P형 실리콘기판 18 : 게이트산화막
20B : 게이트전극 29 : 불화보론이온
30 : 불화보론이온 주입부분 30A : p+형 소스/드레인영역
30B : 낮은 불순물농도의 p형 소소/드레인영역
32B : 측벽 34 : 질화막
Claims (6)
- 제1도전형의 반도체기판(14)상에 이 기판(14)과 절연된 상태로 형성된 배선층(20B)과, 이 배선층(20B) 양옆에 대응되는 상기 기판(14)내에 형성된 적어도 2개의 제 2도전형 확산층(30) 및, 상기 배선층(20B)의 측부에 접하면서 상기 확산층(30)의 위쪽을 일부 덮도록 형성된 측부절연막(32B)을 갖춘 반도체장치에 있어서, 적어로 상기 확산층(30)에 대응되는 위쪽에 형성되어 상기 반도체장치의 제조시에 상기 확산층(30)을 구성하는 불순물의 확산을 제어하는 내산화성 절연막(34)을 갖추고서, 상기 내산화성 절연막(34) 바로 아래의 확산층(30A)의 불순물농도가 상기 측부절연막(32B) 바로 아래의 확산층(30B)의 불순물농도보다 높게된 것을 특징으로 하는 반도체장치.
- 제1항에 있어서, 상기 내산화성 절연막(34)이 질화막인 것을 특징으로 하는 반도체장치.
- 제1항 또는 제2항중 어느 1항에 있어서, 상기 불순물이 보론인 것을 특징으로 하는 반도체장치.
- 제1도전형의 반도체기판(14)상에 이 기판(14)과 절연된 상태로 도체층(20)을 형성하는 공정과, 상기 도체층(20)을 패터닝하여 배선층(20B)을 형성하는 공정, 형성된 상기 배선층(20B)을 마스크로 하여 상기기판(14)내에 제2도전형의 불순물(29)을 도입하는 공정, 전면에 절연막(32)을 형성하는 공정, 상기 배선층(20B)의 측부에 상기 절연막(32)이 남도록 상기 절연막(32)을 에칭하여 측부절연막(32B)을 형성함과 더불어 상기 불순물(29)이 도입된 기판(14)표면의 일부를 노출시키는 공정 및, 산화성 분위기에서 상기 불순물(29)을 활성화 열처리하는 공정을 구비하여 이루어진 것을 특징으로 하는 반도체장치의 제조방법.
- 제4항에 있어서, 상기 내산화성 절연막화가 질화인 것을 특징으로 하는 반도체장치의 제조방법.
- 제4항 또는 제5항에 있어서, 상기 불순물이 보론인 것을 특징으로 하는 반도체장치의 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP02-168931 | 1990-06-27 | ||
JP2168931A JP2907344B2 (ja) | 1990-06-27 | 1990-06-27 | 半導体装置およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR920001750A true KR920001750A (ko) | 1992-01-30 |
KR940008729B1 KR940008729B1 (ko) | 1994-09-26 |
Family
ID=15877204
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910010434A KR940008729B1 (ko) | 1990-06-27 | 1991-06-24 | 반도체장치 및 그 제조방법 |
Country Status (3)
Country | Link |
---|---|
US (1) | US5266823A (ko) |
JP (1) | JP2907344B2 (ko) |
KR (1) | KR940008729B1 (ko) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
BE1007221A3 (nl) * | 1993-06-15 | 1995-04-25 | Philips Electronics Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. |
JPH07335904A (ja) | 1994-06-14 | 1995-12-22 | Semiconductor Energy Lab Co Ltd | 薄膜半導体集積回路 |
US6433361B1 (en) | 1994-04-29 | 2002-08-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor integrated circuit and method for forming the same |
JP3312083B2 (ja) * | 1994-06-13 | 2002-08-05 | 株式会社半導体エネルギー研究所 | 表示装置 |
US5525064A (en) * | 1995-01-19 | 1996-06-11 | Teledyne Electronic Technologies | Connector with molded stud(s) and insulated nuts |
JPH08250728A (ja) * | 1995-03-10 | 1996-09-27 | Sony Corp | 電界効果型半導体装置及びその製造方法 |
JP3472655B2 (ja) * | 1995-10-16 | 2003-12-02 | ユー・エム・シー・ジャパン株式会社 | 半導体装置 |
KR100226740B1 (ko) * | 1997-03-12 | 1999-10-15 | 구본준 | 반도체 소자의 제조방법 |
US6221709B1 (en) | 1997-06-30 | 2001-04-24 | Stmicroelectronics, Inc. | Method of fabricating a CMOS integrated circuit device with LDD N-channel transistor and non-LDD P-channel transistor |
US7245018B1 (en) * | 1999-06-22 | 2007-07-17 | Semiconductor Energy Laboratory Co., Ltd. | Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof |
US6992152B2 (en) * | 1999-10-19 | 2006-01-31 | Texas Petrochemicals Lp | Apparatus and method for controlling olefin polymerization process |
KR100411304B1 (ko) * | 2001-06-30 | 2003-12-18 | 주식회사 하이닉스반도체 | 동기식 디램 소자의 제조방법 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4623912A (en) * | 1984-12-05 | 1986-11-18 | At&T Bell Laboratories | Nitrided silicon dioxide layers for semiconductor integrated circuits |
JPS63217655A (ja) * | 1987-03-06 | 1988-09-09 | Toshiba Corp | 半導体装置の製造方法 |
JP2559397B2 (ja) * | 1987-03-16 | 1996-12-04 | 株式会社日立製作所 | 半導体集積回路装置及びその製造方法 |
-
1990
- 1990-06-27 JP JP2168931A patent/JP2907344B2/ja not_active Expired - Fee Related
-
1991
- 1991-06-24 KR KR1019910010434A patent/KR940008729B1/ko not_active IP Right Cessation
- 1991-06-24 US US07/719,619 patent/US5266823A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2907344B2 (ja) | 1999-06-21 |
KR940008729B1 (ko) | 1994-09-26 |
JPH0457337A (ja) | 1992-02-25 |
US5266823A (en) | 1993-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920009745B1 (ko) | 반도체장치의 제조방법 | |
KR940010367A (ko) | 반도체장치 및 그 제조방법 | |
JPH02144969A (ja) | 絶縁体基板上の半導体層に形成されたmos型電界効果トランジスタ | |
KR920020755A (ko) | 박막전계효과소자(薄膜電界效果素子) 및 그의 제조방법 | |
KR910013577A (ko) | 반도체 장치의 제조방법 | |
KR950025920A (ko) | 반도체소자 제조방법 | |
KR920001750A (ko) | 반도체 장치 및 그 제조방법 | |
KR860006830A (ko) | 반도체 집적회로 장치의 제조방법 | |
KR930011297A (ko) | 반도체 장치 및 그 제조방법 | |
KR920022562A (ko) | 반도체 집적 회로 제조방법 | |
KR890016620A (ko) | 반도체 집적회로장치의 제조방법 | |
JPS6360549B2 (ko) | ||
KR970018525A (ko) | 트렌치 DMOS의 반도체장치 및 그의 제조방법(a trench DMOS semiconductor device and a method of fabricating the same) | |
KR950034667A (ko) | 반도체 소자 및 그 제조방법 | |
KR970004079A (ko) | 반도체소자 및 그 제조방법 | |
JPH067556B2 (ja) | Mis型半導体装置 | |
JPS57134956A (en) | Manufacture of semiconductor integrated circuit | |
KR910001876A (ko) | 반도체 장치 제조방법 | |
JP2630863B2 (ja) | 絶縁ゲート型半導体装置の製造方法 | |
JPH02133929A (ja) | 半導体装置およびその製造方法 | |
KR100304718B1 (ko) | 전력반도체장치및그제조방법 | |
KR860002146A (ko) | 불휘발성 반도체 기억장치의 제조방법 | |
JPH0691250B2 (ja) | 半導体装置 | |
JP2765142B2 (ja) | 半導体装置の製造方法 | |
KR930001439A (ko) | 반도체 장치의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20060907 Year of fee payment: 13 |
|
LAPS | Lapse due to unpaid annual fee |