KR910021020A - 프로그래머블 지연회로 - Google Patents
프로그래머블 지연회로 Download PDFInfo
- Publication number
- KR910021020A KR910021020A KR1019910007275A KR910007275A KR910021020A KR 910021020 A KR910021020 A KR 910021020A KR 1019910007275 A KR1019910007275 A KR 1019910007275A KR 910007275 A KR910007275 A KR 910007275A KR 910021020 A KR910021020 A KR 910021020A
- Authority
- KR
- South Korea
- Prior art keywords
- delay circuit
- delayed
- input
- programmable delay
- output terminal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
- H03K5/06—Shaping pulses by increasing duration; by decreasing duration by the use of delay lines or other analogue delay elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/62—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors
- H03K17/6257—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors with several inputs only combined with selecting means
- H03K17/6264—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors with several inputs only combined with selecting means using current steering means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00163—Layout of the delay element using bipolar transistors
- H03K2005/00176—Layout of the delay element using bipolar transistors using differential stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00163—Layout of the delay element using bipolar transistors
- H03K2005/00182—Layout of the delay element using bipolar transistors using constant current sources
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00228—Layout of the delay element having complementary input and output signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/0036—Means reducing energy consumption
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Pulse Circuits (AREA)
- Networks Using Active Elements (AREA)
- Amplifiers (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명의 프로그래머블 지연회로의 기본구성의 블록회로도, 제4도 (제4A 및 제4B도)는 본 발명에 의한 프로그래머블 지연 회로의 일실시예의 회로도.
Claims (5)
- (a) 지연될 입력신호가 공급되는 입력단자와, (b) 캐스케이드로 접속된 복수의 스테이지의 N (N 2)개의 지연 회로와, (c) 이 복수의 스테이지의 지연회로사이에서 각 스테이지에 각각 접속되면서, 1쌍의 차동증폭기트랜지스터와, 공동전류원으로부터 상기 1쌍의 차동증폭기트랜지스터에 구동 전류를 공급하기 위한 전류스위치를 가진 복수의 자동증폭기와, (d) 상기 복수의 차동증폭기중 1쌍의 차동증폭기트랜지스터의 각 출력단자에 공통으로 접속된 공통출력단자와, (e) 상기 복수의 차동증폭기의 전류스위치를 각각 제어하기 위한 제어회로로 이루어지는 것을 특징으로 하는 프로그래머블 지연회로.
- 제1항에 있어서, 캐스케이드로 접속된 버퍼스테이지가 상기 복수의 차동증폭기의 출력과 상기 공통출력단자 사이에 배치되는 것을 특징으로 하는 프로그래머블 지연회로.
- 제2항에 있어서, 지연될 입력신호가 상기 출력단자에 직접 공급되는 것을 특징으로 하는 프로그래머블 지연회로.
- 제3항에 있어서, 지연될 신호가 입력되는 입력단자와 제1스테이지의 지연회로사이에 에미터 폴로어 스테이지가 접속되는 것을 특징으로 하는 프로그래머블 지연회로.
- 제4항에 있어서, 지연될 신호가 입력되는 상기 입력단자에 푸시풀신호가 공급되고, 푸시풀신호가 상기 공통 출력단자에서 소정의 지연시간만큼 지연되는 것을 특징으로 하는 프로그래머블 지연회로.※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP02119792A JP3077813B2 (ja) | 1990-05-11 | 1990-05-11 | プログラマブル遅延回路 |
JP2-119792 | 1990-05-11 | ||
JP90-119,792 | 1990-05-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910021020A true KR910021020A (ko) | 1991-12-20 |
KR0153245B1 KR0153245B1 (ko) | 1998-12-15 |
Family
ID=14770339
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910007275A KR0153245B1 (ko) | 1990-05-11 | 1991-05-06 | 프로그래머블 지연회로 |
Country Status (5)
Country | Link |
---|---|
US (1) | US5144174A (ko) |
EP (1) | EP0456231B1 (ko) |
JP (1) | JP3077813B2 (ko) |
KR (1) | KR0153245B1 (ko) |
DE (1) | DE69124002T2 (ko) |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5144173A (en) * | 1989-06-30 | 1992-09-01 | Dallas Semiconductor Corporation | Programmable delay line integrated circuit having programmable resistor circuit |
DE69209873T2 (de) * | 1991-03-01 | 1996-10-17 | Toshiba Kawasaki Kk | Multiplizierschaltung |
CA2070883A1 (en) * | 1991-06-10 | 1992-12-11 | Yasunori Kanai | Waveform synthesizing circuit |
JP2675455B2 (ja) * | 1991-06-28 | 1997-11-12 | 三洋電機株式会社 | 可変遅延装置 |
JP3326619B2 (ja) * | 1992-01-08 | 2002-09-24 | ソニー株式会社 | Pwm回路 |
US5554950A (en) * | 1992-02-04 | 1996-09-10 | Brooktree Corporation | Delay line providing an adjustable delay in response to binary input signals |
FR2689339B1 (fr) * | 1992-03-24 | 1996-12-13 | Bull Sa | Procede et dispositif de reglage de retard a plusieurs gammes. |
US5347175A (en) * | 1992-05-12 | 1994-09-13 | The United States Of America As Represented By The Secretary Of Commerce | Voltage comparator with reduced settling time |
JP2595104Y2 (ja) * | 1992-07-31 | 1999-05-24 | 安藤電気株式会社 | 差動ゲートによるタイミング調整回路 |
JP2595103Y2 (ja) * | 1992-07-31 | 1999-05-24 | 安藤電気株式会社 | 差動ゲートによるタイミング調整回路 |
JP3550404B2 (ja) * | 1992-09-10 | 2004-08-04 | 株式会社日立製作所 | 可変遅延回路及び可変遅延回路を用いたクロック信号供給装置 |
US5376849A (en) * | 1992-12-04 | 1994-12-27 | International Business Machines Corporation | High resolution programmable pulse generator employing controllable delay |
US5479091A (en) * | 1992-12-11 | 1995-12-26 | Texas Instruments Incorporated | Output current reference circuit and method |
US5376833A (en) * | 1992-12-11 | 1994-12-27 | Texas Instruments Incorporated | Current driver circuit |
DE69403974T2 (de) * | 1993-02-25 | 1997-10-16 | At & T Corp | In einem grossen Bereich arbeitende veränderbare Verzögerungsleitung und Ringoszillator |
US5694070A (en) * | 1994-07-11 | 1997-12-02 | Vitesse Semiconductor Corporation | Distributed ramp delay generator |
US5631491A (en) * | 1994-09-27 | 1997-05-20 | Fuji Electric Co., Ltd. | Lateral semiconductor device and method of fixing potential of the same |
US5777501A (en) * | 1996-04-29 | 1998-07-07 | Mosaid Technologies Incorporated | Digital delay line for a reduced jitter digital delay lock loop |
US6054889A (en) * | 1997-11-11 | 2000-04-25 | Trw Inc. | Mixer with improved linear range |
US6480548B1 (en) | 1997-11-17 | 2002-11-12 | Silicon Graphics, Inc. | Spacial derivative bus encoder and decoder |
JP4146965B2 (ja) | 1999-05-17 | 2008-09-10 | 株式会社アドバンテスト | 遅延信号生成装置および半導体試験装置 |
US6775339B1 (en) | 1999-08-27 | 2004-08-10 | Silicon Graphics, Inc. | Circuit design for high-speed digital communication |
US7031420B1 (en) | 1999-12-30 | 2006-04-18 | Silicon Graphics, Inc. | System and method for adaptively deskewing parallel data signals relative to a clock |
US6417713B1 (en) * | 1999-12-30 | 2002-07-09 | Silicon Graphics, Inc. | Programmable differential delay circuit with fine delay adjustment |
DE10027703B4 (de) * | 2000-06-03 | 2005-03-03 | Sms Demag Ag | Verfahren und Vorrichtung zum Umformen, insbesondere Fließpressen eines metallischen Werkstücks |
DE10065376C1 (de) * | 2000-12-27 | 2002-07-25 | Infineon Technologies Ag | Verzögerungsschaltung mit einstellbarer Verzögerung |
US6696897B1 (en) * | 2002-08-14 | 2004-02-24 | Applied Microcircuits Corp. | System and method for voltage controlled oscillator phase interpolation |
US7446584B2 (en) * | 2002-09-25 | 2008-11-04 | Hrl Laboratories, Llc | Time delay apparatus and method of using same |
TW200520388A (en) * | 2003-10-10 | 2005-06-16 | Atmel Corp | Selectable delay pulse generator |
JP4775753B2 (ja) * | 2004-08-03 | 2011-09-21 | 株式会社村田製作所 | 誘電体薄膜キャパシタの製造方法 |
US7348821B2 (en) * | 2004-09-22 | 2008-03-25 | Intel Corporation | Programmable high-resolution timing jitter injectors high-resolution timing jitter injectors |
US8054876B2 (en) * | 2005-12-13 | 2011-11-08 | Infinera Corporation | Active delay line |
US7932552B2 (en) * | 2007-08-03 | 2011-04-26 | International Business Machines Corporation | Multiple source-single drain field effect semiconductor device and circuit |
US20090033389A1 (en) | 2007-08-03 | 2009-02-05 | Abadeer Wagdi W | Micro-phase adjusting and micro-phase adjusting mixer circuits designed with standard field effect transistor structures |
US7814449B2 (en) * | 2007-10-17 | 2010-10-12 | International Business Machines Corporation | Design structure for multiple source-single drain field effect semiconductor device and circuit |
JP2011176392A (ja) * | 2010-02-23 | 2011-09-08 | Rohm Co Ltd | 差動信号用マルチプレクサおよびパラレルシリアル変換器、それらを用いた信号処理回路、ディスプレイ装置 |
TWI513181B (zh) * | 2013-04-23 | 2015-12-11 | Sitronix Technology Corp | Folding operation amplifier circuit |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4675562A (en) * | 1983-08-01 | 1987-06-23 | Fairchild Semiconductor Corporation | Method and apparatus for dynamically controlling the timing of signals in automatic test systems |
US4641048A (en) * | 1984-08-24 | 1987-02-03 | Tektronix, Inc. | Digital integrated circuit propagation delay time controller |
US4797586A (en) * | 1987-11-25 | 1989-01-10 | Tektronix, Inc. | Controllable delay circuit |
US4862020A (en) * | 1988-06-20 | 1989-08-29 | Tektronix, Inc. | Electronic delay control circuit having pulse width maintenance |
-
1990
- 1990-05-11 JP JP02119792A patent/JP3077813B2/ja not_active Expired - Lifetime
-
1991
- 1991-05-06 KR KR1019910007275A patent/KR0153245B1/ko not_active IP Right Cessation
- 1991-05-08 DE DE69124002T patent/DE69124002T2/de not_active Expired - Lifetime
- 1991-05-08 EP EP91107532A patent/EP0456231B1/en not_active Expired - Lifetime
- 1991-05-09 US US07/697,670 patent/US5144174A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP3077813B2 (ja) | 2000-08-21 |
DE69124002D1 (de) | 1997-02-20 |
JPH0417410A (ja) | 1992-01-22 |
EP0456231B1 (en) | 1997-01-08 |
KR0153245B1 (ko) | 1998-12-15 |
US5144174A (en) | 1992-09-01 |
EP0456231A1 (en) | 1991-11-13 |
DE69124002T2 (de) | 1997-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910021020A (ko) | 프로그래머블 지연회로 | |
KR970063901A (ko) | 연산증폭회로 | |
KR970031233A (ko) | 연산 증폭 회로(Operational Amplifier Circuit) | |
KR930005338A (ko) | 모놀리식 집적 차동 증폭기 | |
KR880006838A (ko) | 차동비교회로 | |
KR920000177A (ko) | 반도체 집적회로장치 | |
KR970031232A (ko) | 차동증폭기를 갖는 이득 제어 증폭회로(gain controlled amplification circuit having differential amplifier) | |
KR900019342A (ko) | 광대역 ab급 crt캐소드 구동기 | |
KR970018998A (ko) | 이득제어회로 및 가변이득 전력증폭기(a gain controlling circuit and a variable gain power amplifier) | |
KR100301083B1 (ko) | 집적회로증폭장치 | |
KR870002694A (ko) | 증폭회로 | |
KR890005991A (ko) | 잡음억압회로 | |
KR960020602A (ko) | 이퀄라이저 및 그것을 사용하는 오디오장치 | |
KR920011052A (ko) | 증폭회로 | |
KR20000052384A (ko) | 집적 증폭기 | |
KR940012802A (ko) | 모스(mos) 기법 증폭기 회로 | |
US5337009A (en) | Error amplifier | |
KR0145857B1 (ko) | 연산증폭기에 있어서 전류소모 최적화 회로 | |
JPH06268456A (ja) | 差動増幅器 | |
KR940023030A (ko) | 프로그램가능한 논리 장치의 감지 증폭기용 캐스코드 어레이 셀 분할 | |
KR0131594Y1 (ko) | 입력신호 절환회로 | |
KR910001940A (ko) | 집적 회로 | |
KR950015990A (ko) | 바이어스회로를 가지는 비교기 및 그 바이어스공급방법 | |
SU845283A1 (ru) | Транзисторный ключ | |
KR950002216A (ko) | 계단식 가변 임피던스를 갖는 차동 부하단 및, 그런 부하단을 포함하는 클럭화된 비교기 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20100630 Year of fee payment: 13 |
|
EXPY | Expiration of term |