KR900005148B1 - 칩온칩(chip-on-chip)반도체 장치 - Google Patents

칩온칩(chip-on-chip)반도체 장치 Download PDF

Info

Publication number
KR900005148B1
KR900005148B1 KR1019850007311A KR850007311A KR900005148B1 KR 900005148 B1 KR900005148 B1 KR 900005148B1 KR 1019850007311 A KR1019850007311 A KR 1019850007311A KR 850007311 A KR850007311 A KR 850007311A KR 900005148 B1 KR900005148 B1 KR 900005148B1
Authority
KR
South Korea
Prior art keywords
chip
circuit
input
control signal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR1019850007311A
Other languages
English (en)
Korean (ko)
Other versions
KR860003664A (ko
Inventor
시게루 후지이
Original Assignee
후지쓰 가부시끼가이샤
야마모도 다꾸마
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지쓰 가부시끼가이샤, 야마모도 다꾸마 filed Critical 후지쓰 가부시끼가이샤
Publication of KR860003664A publication Critical patent/KR860003664A/ko
Application granted granted Critical
Publication of KR900005148B1 publication Critical patent/KR900005148B1/ko
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2896—Testing of IC packages; Test features related to IC packages
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G01R31/31713—Input or output interfaces for test, e.g. test pins, buffers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31712—Input or output aspects
    • G01R31/31717—Interconnect testing
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Tests Of Electronic Circuits (AREA)
KR1019850007311A 1984-10-05 1985-10-04 칩온칩(chip-on-chip)반도체 장치 Expired KR900005148B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP59209236A JPS6188538A (ja) 1984-10-05 1984-10-05 半導体装置
JP59-209236 1984-10-05

Publications (2)

Publication Number Publication Date
KR860003664A KR860003664A (ko) 1986-05-28
KR900005148B1 true KR900005148B1 (ko) 1990-07-20

Family

ID=16569610

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019850007311A Expired KR900005148B1 (ko) 1984-10-05 1985-10-04 칩온칩(chip-on-chip)반도체 장치

Country Status (5)

Country Link
US (1) US4697095A (enExample)
EP (1) EP0180776B1 (enExample)
JP (1) JPS6188538A (enExample)
KR (1) KR900005148B1 (enExample)
DE (1) DE3585309D1 (enExample)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2605687B2 (ja) * 1986-04-17 1997-04-30 三菱電機株式会社 半導体装置
US4825098A (en) * 1986-12-17 1989-04-25 Fujitsu Limited Bidirectional semiconductor device having only one one-directional device
JPH06105757B2 (ja) * 1987-02-13 1994-12-21 富士通株式会社 マスタ・スライス型半導体集積回路
US4761567A (en) * 1987-05-20 1988-08-02 Advanced Micro Devices, Inc. Clock scheme for VLSI systems
KR910003593B1 (ko) * 1987-12-30 1991-06-07 삼성전자 주식회사 고집적도 메모리용 모드 선택회로
US4866309A (en) * 1988-07-18 1989-09-12 Western Digital Corporation Multiplexed bus architecture for configuration sensing
US5162675A (en) * 1989-04-14 1992-11-10 Digital Communications Associates, Inc. Dual personal computer architecture peripheral adapter board and circuit
JP2839547B2 (ja) * 1989-05-02 1998-12-16 株式会社東芝 半導体集積回路装置
NL8902964A (nl) * 1989-12-01 1991-07-01 Philips Nv Op substraat geintegreerd teststelsel.
US5079442A (en) * 1990-03-28 1992-01-07 Advanced Micro Devices, Inc. Apparatus adaptable for use as a replacement output driver in a signal generating circuit
US5128723A (en) * 1991-05-06 1992-07-07 Xerox Corporation Scavengeless development system having toner deposited on a doner roller from a toner mover
CA2067599A1 (en) * 1991-06-10 1992-12-11 Bruce Alan Smith Personal computer with riser connector for alternate master
US5714802A (en) * 1991-06-18 1998-02-03 Micron Technology, Inc. High-density electronic module
JP2665285B2 (ja) * 1991-09-12 1997-10-22 三菱電機株式会社 半導体集積回路
JP3036233B2 (ja) * 1992-06-22 2000-04-24 松下電器産業株式会社 半導体装置およびその製造方法
US5502333A (en) * 1994-03-30 1996-03-26 International Business Machines Corporation Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit
US5686843A (en) * 1995-06-30 1997-11-11 International Business Machines Corporation Methods and apparatus for burn-in stressing and simultaneous testing of semiconductor device chips in a multichip module
US5550496A (en) * 1995-07-31 1996-08-27 Hewlett-Packard Company High speed I/O circuit having a small voltage swing and low power dissipation for high I/O count applications
US5625631A (en) * 1996-04-26 1997-04-29 International Business Machines Corporation Pass through mode for multi-chip-module die
US5923090A (en) * 1997-05-19 1999-07-13 International Business Machines Corporation Microelectronic package and fabrication thereof
US5900777A (en) * 1998-05-04 1999-05-04 International Business Machines Corporation Method for interconnecting CMOS chip types
JP3495281B2 (ja) * 1999-02-04 2004-02-09 ローム株式会社 半導体装置
JP2000227457A (ja) * 1999-02-05 2000-08-15 Rohm Co Ltd 半導体装置
JP3754221B2 (ja) * 1999-03-05 2006-03-08 ローム株式会社 マルチチップ型半導体装置
US6456101B2 (en) 1999-04-07 2002-09-24 Agere Systems Guardian Corp. Chip-on-chip testing using BIST
KR100335481B1 (ko) 1999-09-13 2002-05-04 김덕중 멀티 칩 패키지 구조의 전력소자
US6559531B1 (en) 1999-10-14 2003-05-06 Sun Microsystems, Inc. Face to face chips
JP3831593B2 (ja) * 2000-09-21 2006-10-11 三洋電機株式会社 マルチチップモジュール
US7262492B2 (en) * 2004-09-28 2007-08-28 Intel Corporation Semiconducting device that includes wirebonds
DE102005008322B4 (de) * 2005-02-23 2017-05-24 Infineon Technologies Ag Signalübertragungsanordnung und Signalübertragungsverfahren
US8146046B2 (en) * 2006-03-23 2012-03-27 International Business Machines Corporation Structures for semiconductor structures with error detection and correction
US7526698B2 (en) * 2006-03-23 2009-04-28 International Business Machines Corporation Error detection and correction in semiconductor structures
KR100915822B1 (ko) * 2007-12-11 2009-09-07 주식회사 하이닉스반도체 바운더리 스캔 테스트 회로 및 바운더리 스캔 테스트 방법
KR20120118538A (ko) 2011-04-19 2012-10-29 삼성전자주식회사 멀티 칩 패키지, 이의 제조 방법, 및 멀티 칩 패키지를 포함하는 메모리 시스템

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4055754A (en) * 1975-12-22 1977-10-25 Chesley Gilman D Memory device and method of testing the same
US4071902A (en) * 1976-06-30 1978-01-31 International Business Machines Corporation Reduced overhead for clock testing in a level system scan design (LSSD) system
US4103182A (en) * 1976-09-01 1978-07-25 Hewlett-Packard Company Programmable transfer gate array
US4350906A (en) * 1978-06-23 1982-09-21 Rca Corporation Circuit with dual-purpose terminal
US4446390A (en) * 1981-12-28 1984-05-01 Motorola, Inc. Low leakage CMOS analog switch circuit
JPS58115372A (ja) * 1981-12-29 1983-07-09 Fujitsu Ltd 半導体装置試験回路
US4509008A (en) * 1982-04-20 1985-04-02 International Business Machines Corporation Method of concurrently testing each of a plurality of interconnected integrated circuit chips
US4558447A (en) * 1983-02-28 1985-12-10 International Business Machines Corporation Self-testing facilities of off-chip drivers for processor and the like
JPS6094756A (ja) * 1983-10-29 1985-05-27 Toshiba Corp 半導体装置
US4612499A (en) * 1983-11-07 1986-09-16 Texas Instruments Incorporated Test input demultiplexing circuit

Also Published As

Publication number Publication date
JPS6188538A (ja) 1986-05-06
KR860003664A (ko) 1986-05-28
EP0180776A2 (en) 1986-05-14
US4697095A (en) 1987-09-29
JPH0351306B2 (enExample) 1991-08-06
EP0180776A3 (en) 1988-12-14
EP0180776B1 (en) 1992-01-29
DE3585309D1 (de) 1992-03-12

Similar Documents

Publication Publication Date Title
EP0180776B1 (en) Chip-on-chip semiconductor device
KR900006484B1 (ko) Ic평가회로 소자와 평가회로 소자 검사수단을 갖는 반도체 집적회로
US5012185A (en) Semiconductor integrated circuit having I/O terminals allowing independent connection test
EP0280236B1 (en) Method of manufacturing an insulated-gate semicustom integrated circuit
US4703483A (en) Chip on chip type integrated circuit device
US4745305A (en) Common cell I/O interface circuit
JP2531827B2 (ja) 半導体装置及びその製造方法
US5055710A (en) Integrated logic circuit having plural input cells and flip-flop and output cells arranged in a cell block
US6133053A (en) Circuit and a method for configuring pad connections in an integrated device
US5410163A (en) Semi-conductor integrated circuit device including connection and disconnection mechanisms to connect and disconnect monitor circuit and semiconductor integrated circuit from each other
US6487682B2 (en) Semiconductor integrated circuit
US5412337A (en) Semiconductor device providing reliable conduction test of all terminals
KR20010109301A (ko) 향상된 신뢰도를 가지는 금속 프로그램가능 로직을 가지는집적 회로
KR100226084B1 (ko) 반도체장치
JPH1082834A (ja) 半導体集積回路
JP2752815B2 (ja) 半導体集積回路装置
US20040000930A1 (en) Fault-tolerant inverter circuit
JP3207639B2 (ja) 半導体集積回路
JP2648091B2 (ja) 入力回路
JPS6218053A (ja) 半導体集積回路装置
JP2641979B2 (ja) Ｌｓｉのテスト方式
JPH03212955A (ja) 半導体装置
JPS6181660A (ja) 半導体装置
JPH07176618A (ja) 半導体装置
JPS6095370A (ja) 集積回路装置

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

FPAY Annual fee payment

Payment date: 20030708

Year of fee payment: 14

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20040721

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20040721

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000