KR890016623A - 반도체 집적회로 장치 - Google Patents

반도체 집적회로 장치 Download PDF

Info

Publication number
KR890016623A
KR890016623A KR1019890005434A KR890005434A KR890016623A KR 890016623 A KR890016623 A KR 890016623A KR 1019890005434 A KR1019890005434 A KR 1019890005434A KR 890005434 A KR890005434 A KR 890005434A KR 890016623 A KR890016623 A KR 890016623A
Authority
KR
South Korea
Prior art keywords
gate cell
common wiring
integrated circuit
circuit device
logic
Prior art date
Application number
KR1019890005434A
Other languages
English (en)
Inventor
야스오 사또
도오루 고바야시
Original Assignee
미다 가쓰시게
가부시끼가이샤 히다찌세이사꾸쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 미다 가쓰시게, 가부시끼가이샤 히다찌세이사꾸쇼 filed Critical 미다 가쓰시게
Publication of KR890016623A publication Critical patent/KR890016623A/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/118—Masterslice integrated circuits
    • H01L27/11801—Masterslice integrated circuits using bipolar technology
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)

Abstract

내용 없음

Description

반도체 집적회로 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도는 본 발명이 적용된 고속디지탈 처리장치의 1실시예를 도시한 배면도. 제 2 도는 제 1 도의 고속디지탈 처리장치의 1실시예를 도시한 부분적인 회로도. 제 3 도는 본 발명이 적용된 고속디지탈 처리장치의 다른 실시예를 도시한 배치도.

Claims (4)

  1. 제 1 의 논리게이트셀군, 상기 제 1 의 논리게이트셀군내의 각 논리게이트셀의 출력단자를 결합하기 위해 각 출력단자와 근접하도록 직렬형상으로 배치된 제 1 의 공통배선, 상기 제 1 의 공통 배선의 한쪽끝에 결합되는 논리게이트셀내에 마련되고, 상기 제 1 의 논리게이트셀군내의 각 논리 게이트셀에 대해서 공통으로 사용되는 출력레벨 설정용 종단저항, 제 2 의 놀리게이트셀군 및 상기 제 2 의 논리게이트셀군내의 각 놀리게이트셀의 입력 단자와 상기 제 1 의 공통배선의 다른쪽 결합하기 위한 제 2 의 공통배선을 포함하는 반도체 집적회로 장치.
  2. 특허청구의 범위 제 1 항에 있어서, 상기 각 논리게이트셀은 이미터 결합논리회로 및 그 이미터가 상기 각 출력단자에 결합되는 이미터 출력 트랜지스터를 포함하는 반도체 집적회로 장치.
  3. 특허청구의 범위 제 2 항에 있어서, 상기 제 1 의 논리게이트셀군내의 논리게이트셀중 상기 제 1 의 공통배선의 한쪽끝에 결합된 논리게이트셀의 이미터 출력드랜지스터에는 상기 종단저항이 이미터저항으로서 접속되고, 다른 논리게이트셀의 이미터 출력트랜지스터는 오픈이미터형으로 되는 반도체집적회로 장치.
  4. 특허청구의 범위 제 3 항에 있어서, 상기 반도체 직접회로 장치는 게이트 어레이 집적회로 장치이고, 상기 제 1 의 공통배선과 상기 제 2 의 공통배선은 논리게이트셀을 거쳐서 결합되는 반도체 집적회로 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890005434A 1988-04-30 1989-04-25 반도체 집적회로 장치 KR890016623A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63107818A JPH01278041A (ja) 1988-04-30 1988-04-30 半導体集積回路装置
JP63-107818 1988-04-30

Publications (1)

Publication Number Publication Date
KR890016623A true KR890016623A (ko) 1989-11-29

Family

ID=14468813

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890005434A KR890016623A (ko) 1988-04-30 1989-04-25 반도체 집적회로 장치

Country Status (3)

Country Link
US (1) US4987326A (ko)
JP (1) JPH01278041A (ko)
KR (1) KR890016623A (ko)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5130578A (en) * 1989-11-30 1992-07-14 Hughes Aircraft Company Efficient high speed N-word comparator
US5338982A (en) * 1991-03-29 1994-08-16 Kawasaki Steel Corporation Programmable logic device
US5510733A (en) * 1994-12-23 1996-04-23 Sun Microsystems, Inc. High speed circuit with CMOS and bipolar logic stages
JP2001051957A (ja) * 1999-08-04 2001-02-23 Hitachi Ltd オンチップマルチプロセッサ

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4207556A (en) * 1976-12-14 1980-06-10 Nippon Telegraph And Telephone Public Corporation Programmable logic array arrangement
JPS60953B2 (ja) * 1977-12-30 1985-01-11 富士通株式会社 半導体集積回路装置
JPH077825B2 (ja) * 1981-08-13 1995-01-30 富士通株式会社 ゲートアレイの製造方法
US4577276A (en) * 1983-09-12 1986-03-18 At&T Bell Laboratories Placement of components on circuit substrates
JPS6074455A (ja) * 1983-09-29 1985-04-26 Fujitsu Ltd マスタスライス集積回路
US4751406A (en) * 1985-05-03 1988-06-14 Advanced Micro Devices, Inc. ECL circuit with output transistor auxiliary biasing circuit
US4849659A (en) * 1987-12-15 1989-07-18 North American Philips Corporation, Signetics Division Emitter-coupled logic circuit with three-state capability
US4804861A (en) * 1988-02-11 1989-02-14 Motorola, Inc. Multifunction onboard input/output termination

Also Published As

Publication number Publication date
US4987326A (en) 1991-01-22
JPH01278041A (ja) 1989-11-08

Similar Documents

Publication Publication Date Title
KR850005059A (ko) 스위칭 잡음을 감소시킨 lsi 게이트 어레이
KR890015407A (ko) 바이폴라 트랜지스터와 전계효과 트랜지스터를 가지는 반도체 집적회로장치
KR840007326A (ko) 반도체 직접회로
KR880008536A (ko) 반도체 논리회로
KR830002451A (ko) 감지 증폭기
KR890012398A (ko) Mos형 반도체장치의 입력보호회로
KR910010505A (ko) 반도체 집적회로, 반도체 메모리 및 마이크로 프로세서
KR910016077A (ko) 반도체집적회로
KR890016767A (ko) 직접회로
KR890016623A (ko) 반도체 집적회로 장치
KR890009002A (ko) 양방성 입출력 셀
KR970024162A (ko) 풀업 또는 풀다운 저항을 갖는 반도체 장치(a semiconductor device having pull-up or pull-down resistance)
KR910020896A (ko) 반도체집적회로
KR960036330A (ko) 논리 게이트 회로 및 디지털 집적회로
KR930006875A (ko) 집적회로
KR880005755A (ko) 트랜지스터-트랜지스터 논리회로
KR850003069A (ko) 반도체 집적회로 장치
KR860007666A (ko) 복수 메모리셀 어레이용 공통 구동회로를 갖는 반도체 메모리 장치
EP0285068A3 (en) Logic circuit
KR890001283A (ko) 발생기 회로
KR850004876A (ko) 이중 다결정 구조를 갖는 스태틱 메모리셀
KR880701866A (ko) 펄스 인코더의 신호처리장치
KR920008920A (ko) 반도체 기판의 전압 레벨 요동을 방지하기 위한 반도체 집적회로의 출력 유닛
KR920000134A (ko) 반도체집적회로
KR0117118Y1 (ko) 와이어드 앤드 로직 게이트 회로

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid