KR20230061522A - 실장 구조체, led 디스플레이 및 실장 방법 - Google Patents

실장 구조체, led 디스플레이 및 실장 방법 Download PDF

Info

Publication number
KR20230061522A
KR20230061522A KR1020237011532A KR20237011532A KR20230061522A KR 20230061522 A KR20230061522 A KR 20230061522A KR 1020237011532 A KR1020237011532 A KR 1020237011532A KR 20237011532 A KR20237011532 A KR 20237011532A KR 20230061522 A KR20230061522 A KR 20230061522A
Authority
KR
South Korea
Prior art keywords
mold
electrode
ink
printing method
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1020237011532A
Other languages
English (en)
Korean (ko)
Inventor
히로토 미야케
요시노부 이나다
Original Assignee
주식회사 다이셀
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 다이셀 filed Critical 주식회사 다이셀
Publication of KR20230061522A publication Critical patent/KR20230061522A/ko
Ceased legal-status Critical Current

Links

Images

Classifications

    • H01L23/49811
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/011Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/018Bonding of wafers
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41MPRINTING, DUPLICATING, MARKING, OR COPYING PROCESSES; COLOUR PRINTING
    • B41M1/00Inking and printing with a printer's forme
    • B41M1/02Letterpress printing, e.g. book printing
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41MPRINTING, DUPLICATING, MARKING, OR COPYING PROCESSES; COLOUR PRINTING
    • B41M1/00Inking and printing with a printer's forme
    • B41M1/10Intaglio printing ; Gravure printing
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41NPRINTING PLATES OR FOILS; MATERIALS FOR SURFACES USED IN PRINTING MACHINES FOR PRINTING, INKING, DAMPING, OR THE LIKE; PREPARING SUCH SURFACES FOR USE AND CONSERVING THEM
    • B41N1/00Printing plates or foils; Materials therefor
    • B41N1/003Printing plates or foils; Materials therefor with ink abhesive means or abhesive forming means, such as abhesive siloxane or fluoro compounds, e.g. for dry lithographic printing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
    • G09F9/33Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements being semiconductor devices, e.g. diodes
    • H01L23/12
    • H01L33/62
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • H10H20/857Interconnections, e.g. lead-frames, bond wires or solder balls
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H01L2924/12041
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/036Manufacture or treatment of packages
    • H10H20/0364Manufacture or treatment of packages of interconnections
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01Manufacture or treatment
    • H10W70/05Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/098Applying pastes or inks, e.g. screen printing
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/072Connecting or disconnecting of bump connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Led Device Packages (AREA)
KR1020237011532A 2020-09-07 2021-09-02 실장 구조체, led 디스플레이 및 실장 방법 Ceased KR20230061522A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2020150001 2020-09-07
JPJP-P-2020-150001 2020-09-07
PCT/JP2021/032303 WO2022050353A1 (ja) 2020-09-07 2021-09-02 実装構造体、ledディスプレイ、及び実装方法

Publications (1)

Publication Number Publication Date
KR20230061522A true KR20230061522A (ko) 2023-05-08

Family

ID=80491111

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020237011532A Ceased KR20230061522A (ko) 2020-09-07 2021-09-02 실장 구조체, led 디스플레이 및 실장 방법

Country Status (7)

Country Link
US (1) US20230282763A1 (https=)
EP (1) EP4213195A4 (https=)
JP (1) JPWO2022050353A1 (https=)
KR (1) KR20230061522A (https=)
CN (1) CN115956288A (https=)
TW (1) TW202224231A (https=)
WO (1) WO2022050353A1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102741605B1 (ko) * 2022-05-25 2024-12-16 한국기계연구원 나노 클러스터를 이용한 대면적 투명 반사 패널 및 이의 제조 방법
EP4555248A1 (en) 2022-07-15 2025-05-21 Fraenkel Wright Limited Gas storage using liquid for gas displacement

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007110054A (ja) 2005-10-17 2007-04-26 Hyogo Prefecture パターン形成方法およびパターン形成ずみ基板
JP4539284B2 (ja) 2004-10-26 2010-09-08 パナソニック株式会社 発光素子実装構造体および発光素子実装構造体の製造方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07212015A (ja) * 1994-01-12 1995-08-11 Matsushita Electric Ind Co Ltd 電子部品実装方法および電子部品実装機
JP3952995B2 (ja) * 2003-06-13 2007-08-01 セイコーエプソン株式会社 光導波路の形成方法
US7195733B2 (en) * 2004-04-27 2007-03-27 The Board Of Trustees Of The University Of Illinois Composite patterning devices for soft lithography
JP4853078B2 (ja) * 2006-03-30 2012-01-11 凸版印刷株式会社 印刷方法、電極パターンの形成方法及び薄膜トランジスタの形成方法
JP2010219447A (ja) * 2009-03-18 2010-09-30 Toppan Printing Co Ltd 有機トランジスタ用インク、有機トランジスタの電極及びその形成方法並びに有機トランジスタ
JP2010278228A (ja) * 2009-05-28 2010-12-09 Seiko Epson Corp 接合方法および接合体
JP5416153B2 (ja) * 2010-03-18 2014-02-12 古河電気工業株式会社 導電性ペースト、及びその製造方法、並びに導電接続部材
JP2012119572A (ja) * 2010-12-02 2012-06-21 Shimadzu Corp 転写印刷用スタンプ製造方法および電子デバイス
JP5838692B2 (ja) * 2011-09-27 2016-01-06 凸版印刷株式会社 Cmos半導体装置の製造方法
JP2014013868A (ja) * 2012-07-05 2014-01-23 Nec Corp マイクロコンタクトプリント装置およびマイクロコンタクトプリント方法
JP2016167471A (ja) * 2013-07-09 2016-09-15 株式会社ダイセル 銀ナノ粒子を用いた半導体装置及びその製造方法
JP7130631B2 (ja) * 2017-05-18 2022-09-05 株式会社ダイセル 導体の製造方法、配線基板の製造方法及び導体形成用組成物の製造方法
KR102454083B1 (ko) * 2017-08-30 2022-10-12 엘지디스플레이 주식회사 마이크로-led 표시장치 및 그 제조방법
JP2020150001A (ja) 2019-03-11 2020-09-17 株式会社リコー 受光回路、受光素子及びapdアレイ装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4539284B2 (ja) 2004-10-26 2010-09-08 パナソニック株式会社 発光素子実装構造体および発光素子実装構造体の製造方法
JP2007110054A (ja) 2005-10-17 2007-04-26 Hyogo Prefecture パターン形成方法およびパターン形成ずみ基板

Also Published As

Publication number Publication date
EP4213195A1 (en) 2023-07-19
TW202224231A (zh) 2022-06-16
EP4213195A4 (en) 2024-08-21
JPWO2022050353A1 (https=) 2022-03-10
US20230282763A1 (en) 2023-09-07
WO2022050353A1 (ja) 2022-03-10
CN115956288A (zh) 2023-04-11

Similar Documents

Publication Publication Date Title
CN102768961B (zh) 用于生产晶片级封装体的方法和对应的半导体封装体
TWI715734B (zh) 半導體裝置之製造方法、覆晶型半導體裝置之製造方法、半導體裝置及覆晶型半導體裝置
JP5917739B2 (ja) 蛍光体含有封止材の製造方法
US10177011B2 (en) Chip packaging method by using a temporary carrier for flattening a multi-layer structure
JP5152177B2 (ja) 導電性バンプとその製造方法および電子部品実装構造体
TW200531189A (en) Die encapsulation using a porous carrier
JP2021517360A (ja) 半導体素子パッケージ製造プロセスための平坦化
US20090196000A1 (en) System, apparatus, and method for advanced solder bumping
KR20230061522A (ko) 실장 구조체, led 디스플레이 및 실장 방법
US10147694B2 (en) Direct injection molded solder process for forming solder bumps on wafers
JP2009259924A5 (https=)
KR20230062614A (ko) 실장 구조체, led 디스플레이 및 실장 방법
CN103996689B (zh) 有机发光二极管显示装置及其制造方法
JP2005268453A (ja) 回路装置およびその製造方法
CN100401860C (zh) 图案形状物及其制造方法
KR20230157259A (ko) 이방전도성 탄성소재, 그의 제조방법 및 그를 포함하는 탄성 전자소자
TW202330281A (zh) 含填料膜
JP2011060892A (ja) 電子装置、電子装置の製造方法
KR20140037635A (ko) 도전성 페이스트를 충진시켜서 회로기판을 제작하는 방법과 그 방법에 의하여 제작된 회로기판
KR101366919B1 (ko) Sr 포스트 형성방법 및 이를 이용한 전자소자 패키지 제조방법
CN116417353A (zh) 一种半导体封装结构的制备方法
US10256211B2 (en) Multi-chip-module semiconductor chip package having dense package wiring
JP2012182319A (ja) 半導体装置および半導体装置の製造方法
KR20100112444A (ko) 메탈 잉크를 이용한 회로 기판과, 이의 제조 방법
JP2011060887A (ja) 電子装置、電子装置の製造方法

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

D21 Rejection of application intended

Free format text: ST27 STATUS EVENT CODE: A-1-2-D10-D21-EXM-PE0902 (AS PROVIDED BY THE NATIONAL OFFICE)

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

B15 Application refused following examination

Free format text: ST27 STATUS EVENT CODE: N-2-6-B10-B15-EXM-PE0601 (AS PROVIDED BY THE NATIONAL OFFICE)

PE0601 Decision on rejection of patent

St.27 status event code: N-2-6-B10-B15-exm-PE0601