KR20090066269A - 폴딩 회로 및 아날로그-디지털 변환기 - Google Patents

폴딩 회로 및 아날로그-디지털 변환기 Download PDF

Info

Publication number
KR20090066269A
KR20090066269A KR1020097004486A KR20097004486A KR20090066269A KR 20090066269 A KR20090066269 A KR 20090066269A KR 1020097004486 A KR1020097004486 A KR 1020097004486A KR 20097004486 A KR20097004486 A KR 20097004486A KR 20090066269 A KR20090066269 A KR 20090066269A
Authority
KR
South Korea
Prior art keywords
circuit
output
differential
amplifier circuit
distributed amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1020097004486A
Other languages
English (en)
Korean (ko)
Inventor
다께시 오까와
고이찌 오노
고우지 마쯔우라
유끼또시 야마시따
준지 도요무라
쇼고 나까무라
노리후미 가나가와
Original Assignee
소니 가부시끼 가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 소니 가부시끼 가이샤 filed Critical 소니 가부시끼 가이샤
Publication of KR20090066269A publication Critical patent/KR20090066269A/ko
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
    • H03M1/0863—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of switching transients, e.g. glitches
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
    • H03M1/0678—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components
    • H03M1/068—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS
    • H03M1/0682—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS using a differential network structure, i.e. symmetrical with respect to ground
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • H03M1/141—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit in which at least one step is of the folding type; Folding stages therefore
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/20—Increasing resolution using an n bit system to obtain n + m bits
    • H03M1/202—Increasing resolution using an n bit system to obtain n + m bits by interpolation
    • H03M1/203—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit
    • H03M1/204—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit in which one or more virtual intermediate reference signals are generated between adjacent original reference signals, e.g. by connecting pre-amplifier outputs to multiple comparators
    • H03M1/205—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit in which one or more virtual intermediate reference signals are generated between adjacent original reference signals, e.g. by connecting pre-amplifier outputs to multiple comparators using resistor strings for redistribution of the original reference signals or signals derived therefrom
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
    • H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
    • H03M1/362—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider
    • H03M1/365—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider the voltage divider being a single resistor string

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Amplifiers (AREA)
KR1020097004486A 2006-09-04 2007-09-04 폴딩 회로 및 아날로그-디지털 변환기 Ceased KR20090066269A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006239097A JP4788532B2 (ja) 2006-09-04 2006-09-04 フォールディング回路およびアナログ−デジタル変換器
JPJP-P-2006-239097 2006-09-04

Publications (1)

Publication Number Publication Date
KR20090066269A true KR20090066269A (ko) 2009-06-23

Family

ID=39157204

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020097004486A Ceased KR20090066269A (ko) 2006-09-04 2007-09-04 폴딩 회로 및 아날로그-디지털 변환기

Country Status (7)

Country Link
US (1) US7999717B2 (enExample)
EP (1) EP2051382B1 (enExample)
JP (1) JP4788532B2 (enExample)
KR (1) KR20090066269A (enExample)
CN (1) CN101512906B (enExample)
TW (1) TW200820632A (enExample)
WO (1) WO2008029778A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20110008959A (ko) 2009-07-21 2011-01-27 삼성전자주식회사 부트스트랩트 클럭 발생기를 갖는 트랙-앤-홀드 회로
KR20110008955A (ko) 2009-07-21 2011-01-27 삼성전자주식회사 트랙-앤-홀드 회로, 및 이를 구비한 폴딩 아날로그-디지탈 변환기
JP2013168880A (ja) * 2012-02-16 2013-08-29 Sony Corp 比較器、ａｄ変換器、固体撮像装置、カメラシステム、および電子機器
JP2013172270A (ja) * 2012-02-20 2013-09-02 Sony Corp 比較器、ａｄ変換器、固体撮像装置、カメラシステム、および電子機器
RU2544768C1 (ru) * 2013-11-08 2015-03-20 Федеральное государственное казенное военное образовательное учреждение высшего профессионального образования Военная академия Ракетных войск стратегического назначения имени Петра Великого МО РФ Устройство обнаружения источника свч излучения
US10250834B2 (en) 2016-09-07 2019-04-02 Semiconductor Components Industries, Llc Methods and apparatus for a voltage-shifting readout circuit
US11049176B1 (en) 2020-01-10 2021-06-29 House Of Skye Ltd Systems/methods for identifying products within audio-visual content and enabling seamless purchasing of such identified products by viewers/users of the audio-visual content

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5307067A (en) * 1992-04-20 1994-04-26 Matsushita Electric Industrial Co., Ltd. Folding circuit and analog-to-digital converter
FR2750549B1 (fr) * 1996-06-28 1998-09-18 Thomson Csf Convertisseur analogique-numerique
DE69719296T2 (de) * 1996-11-21 2003-09-04 Matsushita Electric Industrial Co., Ltd. A/D-Wandler und A/D-Wandlungsverfahren
JPH10173529A (ja) * 1996-12-13 1998-06-26 Sony Corp アナログ／ディジタル変換回路
JP2000165241A (ja) * 1998-11-24 2000-06-16 Hitachi Ltd Ａ／ｄ変換器及び半導体集積回路
US6411246B2 (en) * 1999-12-22 2002-06-25 Texas Instruments Incorporated Folding circuit and A/D converter
JP3520233B2 (ja) * 2000-01-21 2004-04-19 春夫 小林 Ａｄ変換回路
US6452529B1 (en) * 2001-01-17 2002-09-17 Qunying Li Fully differential folding A/D converter architecture
US6577185B1 (en) * 2001-03-19 2003-06-10 Cisco Systems Wireless Networking (Australia) Pty. Limited Multi-stage operational amplifier for interstage amplification in a pipeline analog-to-digital converter
CN1290266C (zh) * 2001-09-04 2006-12-13 松下电器产业株式会社 A/d转换器
KR100462888B1 (ko) * 2002-10-24 2004-12-17 삼성전자주식회사 플래쉬 아날로그 디지털 변환회로의 비교기 어레이의배치방법
CN1271788C (zh) * 2003-04-03 2006-08-23 复旦大学 采用改进型折叠电路的模数转换器
US7277041B2 (en) * 2003-07-30 2007-10-02 Nxp B.V. Cross-coupled folding circuit and analog-to-digital converter provided with such a folding circuit
US7061419B2 (en) * 2004-08-18 2006-06-13 Matsushita Electric Industrial Co., Ltd. A/D converter and A/D converting system
JP4702066B2 (ja) * 2006-01-13 2011-06-15 ソニー株式会社 アナログ／デジタル変換回路
US7420497B2 (en) * 2006-06-28 2008-09-02 Broadcom Corporation Low offset flash analog-to-digital converter
JP4349445B2 (ja) * 2007-07-10 2009-10-21 ソニー株式会社 フラッシュ型ａｄ変換器

Also Published As

Publication number Publication date
WO2008029778A1 (fr) 2008-03-13
US7999717B2 (en) 2011-08-16
TWI344764B (enExample) 2011-07-01
JP4788532B2 (ja) 2011-10-05
EP2051382A1 (en) 2009-04-22
CN101512906B (zh) 2011-07-27
CN101512906A (zh) 2009-08-19
EP2051382B1 (en) 2013-05-08
TW200820632A (en) 2008-05-01
EP2051382A4 (en) 2011-12-07
US20110001648A1 (en) 2011-01-06
JP2008061206A (ja) 2008-03-13

Similar Documents

Publication Publication Date Title
CN102142840B (zh) 折叠模数转换器
US8669895B2 (en) Comparison circuit and analog-to-digital conversion device
US7652600B2 (en) A/D converter comprising a voltage comparator device
JP4349445B2 (ja) フラッシュ型ａｄ変換器
KR20090066269A (ko) 폴딩 회로 및 아날로그-디지털 변환기
JPH0595285A (ja) 電圧比較器
JP2002271201A (ja) Ａ／ｄ変換器
US6707413B2 (en) A/D converter
KR100940594B1 (ko) 병렬형 아날로그 디지털 변환기
US20090195424A1 (en) A/D Converter Comprising a Voltage Comparator Device
CN101346880A (zh) 比较器和a/d转换器
JP3904495B2 (ja) Ａ／ｄ変換器
US8674869B2 (en) A/D conversion circuit
US8692616B2 (en) Operational amplifier, analog arithmetic circuit, and analog to digital converter
JP3113031B2 (ja) 並列型ａ／ｄ変換装置
US6445221B1 (en) Input driver for a differential folder employing a static reference ladder
US20250260416A1 (en) Comparator capable of operating at low power supply voltage
JP2009296271A (ja) ラッチ回路およびａ／ｄ変換器
US20260045942A1 (en) Latch comparator
JP2006304362A (ja) 差動増幅器、２段増幅器及びアナログ／ディジタル変換器
JP4609198B2 (ja) フォールディング回路およびアナログ−デジタル変換器
Suresh et al. A Novel Flash Analog-to-Digital Converter Design Using Cadence Tool
JPH04220814A (ja) アナログ／ディジタル変換装置
JP2001196902A (ja) チョッパ型コンパレータ及びこれを用いたａ／ｄコンバータ

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20090303

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20120828

Comment text: Request for Examination of Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20130925

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20131209

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20130925

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I