KR102606268B1 - 기판 구조화 방법 - Google Patents

기판 구조화 방법 Download PDF

Info

Publication number
KR102606268B1
KR102606268B1 KR1020217029058A KR20217029058A KR102606268B1 KR 102606268 B1 KR102606268 B1 KR 102606268B1 KR 1020217029058 A KR1020217029058 A KR 1020217029058A KR 20217029058 A KR20217029058 A KR 20217029058A KR 102606268 B1 KR102606268 B1 KR 102606268B1
Authority
KR
South Korea
Prior art keywords
substrate
structuring
seed layer
titanium
etching
Prior art date
Application number
KR1020217029058A
Other languages
English (en)
Korean (ko)
Other versions
KR20220006499A (ko
Inventor
마르쿠스 엘마르 랑
Original Assignee
엘에스알 엔지니어링 앤드 컨설팅 리미티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘에스알 엔지니어링 앤드 컨설팅 리미티드 filed Critical 엘에스알 엔지니어링 앤드 컨설팅 리미티드
Publication of KR20220006499A publication Critical patent/KR20220006499A/ko
Application granted granted Critical
Publication of KR102606268B1 publication Critical patent/KR102606268B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76853Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76865Selective removal of parts of the layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/02068Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H01L21/2885Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76871Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L21/76873Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/76879Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885By forming conductive members before deposition of protective insulating material, e.g. pillars, studs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • ing And Chemical Polishing (AREA)
  • Weting (AREA)
KR1020217029058A 2019-05-08 2020-05-08 기판 구조화 방법 KR102606268B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102019112030.6 2019-05-08
DE102019112030.6A DE102019112030B4 (de) 2019-05-08 2019-05-08 Verfahren zum Strukturieren eines Substrats
PCT/EP2020/062843 WO2020225414A1 (de) 2019-05-08 2020-05-08 Verfahren zum strukturieren eines substrats

Publications (2)

Publication Number Publication Date
KR20220006499A KR20220006499A (ko) 2022-01-17
KR102606268B1 true KR102606268B1 (ko) 2023-11-24

Family

ID=70738488

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020217029058A KR102606268B1 (ko) 2019-05-08 2020-05-08 기판 구조화 방법

Country Status (10)

Country Link
US (1) US11854829B2 (pt)
EP (1) EP3853883B1 (pt)
JP (1) JP2022532288A (pt)
KR (1) KR102606268B1 (pt)
CN (1) CN113508458B (pt)
DE (1) DE102019112030B4 (pt)
ES (1) ES2914075T3 (pt)
PT (1) PT3853883T (pt)
TW (1) TWI764147B (pt)
WO (1) WO2020225414A1 (pt)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015063080A1 (de) 2013-10-31 2015-05-07 Schmid, Holger Manfred Vorrichtung und verfahren zur bearbeitung von metallischen oberflächen mit einer ätzflüssigkeit
WO2018135325A1 (ja) 2017-01-19 2018-07-26 富士通株式会社 電子部品、電子部品の製造方法及び電子装置

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1410780A (en) * 1972-09-29 1975-10-22 Exacta Circuits Ltd Through-hole plated printed circuits
US5120572A (en) * 1990-10-30 1992-06-09 Microelectronics And Computer Technology Corporation Method of fabricating electrical components in high density substrates
US6376374B1 (en) * 1998-05-12 2002-04-23 Semitool, Inc. Process and manufacturing tool architecture for use in the manufacturing of one or more protected metallization structures on a workpiece
KR20040043383A (ko) * 2002-11-18 2004-05-24 주식회사 하이닉스반도체 반도체 소자의 구리 배선 형성방법
JP4510369B2 (ja) * 2002-11-28 2010-07-21 日本リーロナール有限会社 電解銅めっき方法
JP3778508B2 (ja) * 2002-12-10 2006-05-24 聯華電子股▲ふん▼有限公司 集積回路の製造方法
JP2004311537A (ja) * 2003-04-03 2004-11-04 Renesas Technology Corp 半導体装置
US8698697B2 (en) * 2007-06-12 2014-04-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2010135461A (ja) * 2008-12-03 2010-06-17 Seiko Epson Corp 電子部品実装用フィルムキャリアテープの製造方法
US7901981B2 (en) * 2009-02-20 2011-03-08 National Semiconductor Corporation Integrated circuit micro-module
KR101121151B1 (ko) 2010-03-19 2012-03-20 주식회사 대원이노스트 Led 모듈 및 그 제조 방법
US8389397B2 (en) * 2010-09-14 2013-03-05 Taiwan Semiconductor Manufacturing Company, Ltd. Method for reducing UBM undercut in metal bump structures
KR20120044630A (ko) * 2010-10-28 2012-05-08 주식회사 동진쎄미켐 구리 함유 금속막 식각액 조성물 및 이를 이용한 식각 방법
JP2012119664A (ja) * 2010-11-12 2012-06-21 Kobe Steel Ltd 配線構造
WO2012097092A2 (en) * 2011-01-13 2012-07-19 Tamarack Scientific Co. Inc. Laser removal of conductive seed layers
KR102080646B1 (ko) * 2013-04-12 2020-02-24 미쯔비시 가스 케미칼 컴파니, 인코포레이티드 구리 및 티탄을 포함하는 다층막의 에칭에 사용되는 액체조성물, 및 이 조성물을 이용한 에칭방법, 다층막 배선의 제조방법, 기판
US9159683B2 (en) * 2014-02-10 2015-10-13 GlobalFoundries, Inc. Methods for etching copper during the fabrication of integrated circuits
US9275896B2 (en) * 2014-07-28 2016-03-01 GlobalFoundries, Inc. Methods for fabricating integrated circuits using directed self-assembly
KR102667884B1 (ko) * 2016-07-27 2024-05-23 삼성전자주식회사 반도체 소자의 제조 방법
KR102421116B1 (ko) * 2017-06-22 2022-07-15 삼성디스플레이 주식회사 식각액 조성물 및 식각액 조성물을 이용한 배선 형성 방법
DE102018117822A1 (de) * 2017-11-17 2019-05-23 Taiwan Semiconductor Manufacturing Co., Ltd. Drei-schritte-ätzen zum bilden einer rdl

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015063080A1 (de) 2013-10-31 2015-05-07 Schmid, Holger Manfred Vorrichtung und verfahren zur bearbeitung von metallischen oberflächen mit einer ätzflüssigkeit
WO2018135325A1 (ja) 2017-01-19 2018-07-26 富士通株式会社 電子部品、電子部品の製造方法及び電子装置

Also Published As

Publication number Publication date
CN113508458B (zh) 2024-05-31
US11854829B2 (en) 2023-12-26
EP3853883A1 (de) 2021-07-28
DE102019112030A1 (de) 2020-11-12
ES2914075T3 (es) 2022-06-07
WO2020225414A1 (de) 2020-11-12
KR20220006499A (ko) 2022-01-17
EP3853883B1 (de) 2022-04-27
US20220130680A1 (en) 2022-04-28
CN113508458A (zh) 2021-10-15
DE102019112030B4 (de) 2023-11-02
TW202111815A (zh) 2021-03-16
JP2022532288A (ja) 2022-07-14
PT3853883T (pt) 2022-05-13
TWI764147B (zh) 2022-05-11

Similar Documents

Publication Publication Date Title
KR101385419B1 (ko) 무전해 구리 도금을 통해 패터닝된 구리선을 형성하기 위한시스템 및 방법
US8317993B2 (en) Plating method and apparatus
US5858257A (en) Method for wet etching and device used therein
KR102606268B1 (ko) 기판 구조화 방법
KR20100063248A (ko) 기판도금장치 및 그 방법
JP2005113162A (ja) めっき方法及びめっき装置
JP4797368B2 (ja) 半導体装置の製造方法
US6720271B2 (en) Process for removing polymers during the fabrication of semiconductor devices
US20230340686A1 (en) Electrohydrodynamic ejection printing and electroplating for photoresist-free formation of metal features
JP4685478B2 (ja) 金属膜パターンの形成方法
US20220221799A1 (en) Photoresist-free deposition and patterning with vacuum ultraviolet lamps
JP2009231346A (ja) 基板処理装置および基板処理方法
CN109716506A (zh) 电子部件的制造方法
JP2008016507A (ja) 電気配線の製造方法
JP2007288011A (ja) ポリイミド配線板の製造方法
KR100680739B1 (ko) 기판 제조방법 및 기판 습윤성 향상 장치
TWI460556B (zh) 光阻剝離組成物,使用其之光阻剝離方法及顯示裝置之製造方法
JP5772133B2 (ja) 湿式エッチング方法
JP2008088521A (ja) 深さの異なるビアへのめっき充填方法
JP6007754B2 (ja) 配線構造の製造方法
KR100808796B1 (ko) 전해 도금 방법
KR101107672B1 (ko) 기판의 도금방법
US20120122311A1 (en) Metal layer formation method for diode chips/wafers
KR20080088246A (ko) 반도체 기판 세정 방법
KR20000061503A (ko) 웨이퍼 세정 장치

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant