KR102167959B1 - 반도체 구조체 및 그 제조 방법 - Google Patents
반도체 구조체 및 그 제조 방법 Download PDFInfo
- Publication number
- KR102167959B1 KR102167959B1 KR1020180116821A KR20180116821A KR102167959B1 KR 102167959 B1 KR102167959 B1 KR 102167959B1 KR 1020180116821 A KR1020180116821 A KR 1020180116821A KR 20180116821 A KR20180116821 A KR 20180116821A KR 102167959 B1 KR102167959 B1 KR 102167959B1
- Authority
- KR
- South Korea
- Prior art keywords
- dummy
- layer
- dummy ring
- region
- trench isolation
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 150
- 238000004519 manufacturing process Methods 0.000 title claims description 26
- 239000000758 substrate Substances 0.000 claims abstract description 72
- 238000002955 isolation Methods 0.000 claims description 94
- 238000000034 method Methods 0.000 claims description 66
- 230000002093 peripheral effect Effects 0.000 claims description 49
- 238000005498 polishing Methods 0.000 claims description 31
- 239000010410 layer Substances 0.000 description 354
- 125000006850 spacer group Chemical group 0.000 description 44
- 239000000463 material Substances 0.000 description 35
- 238000005530 etching Methods 0.000 description 30
- 238000007517 polishing process Methods 0.000 description 22
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 21
- 229920005591 polysilicon Polymers 0.000 description 21
- 229920002120 photoresistant polymer Polymers 0.000 description 20
- 239000002184 metal Substances 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 239000003989 dielectric material Substances 0.000 description 9
- 239000011229 interlayer Substances 0.000 description 9
- 238000000059 patterning Methods 0.000 description 9
- 229910052814 silicon oxide Inorganic materials 0.000 description 9
- 238000000137 annealing Methods 0.000 description 8
- 238000000206 photolithography Methods 0.000 description 7
- 239000002019 doping agent Substances 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 150000004767 nitrides Chemical class 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 239000005360 phosphosilicate glass Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 238000004380 ashing Methods 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 238000009279 wet oxidation reaction Methods 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
- H10B20/60—Peripheral circuit regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76819—Smoothing of the dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/765—Making of isolation regions between components by field effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H01L27/115—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/404—Multiple field plate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/49—Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Element Separation (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201762586116P | 2017-11-14 | 2017-11-14 | |
US62/586,116 | 2017-11-14 | ||
US16/022,702 US11211388B2 (en) | 2017-11-14 | 2018-06-29 | Array boundfary structure to reduce dishing |
US16/022,702 | 2018-06-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20190054911A KR20190054911A (ko) | 2019-05-22 |
KR102167959B1 true KR102167959B1 (ko) | 2020-10-21 |
Family
ID=66431378
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020180116821A KR102167959B1 (ko) | 2017-11-14 | 2018-10-01 | 반도체 구조체 및 그 제조 방법 |
Country Status (3)
Country | Link |
---|---|
KR (1) | KR102167959B1 (zh) |
CN (1) | CN109786384B (zh) |
TW (1) | TWI690059B (zh) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11676821B2 (en) * | 2019-10-29 | 2023-06-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Self-aligned double patterning |
DE102020123934A1 (de) | 2019-10-29 | 2021-04-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Selbstausgerichtete doppelstrukturierung |
CN112825307B (zh) * | 2019-11-21 | 2022-04-29 | 中芯国际集成电路制造(上海)有限公司 | 一种互连结构的形成方法及互连结构 |
US11069714B1 (en) | 2019-12-31 | 2021-07-20 | Taiwan Semiconductor Manufacturing Company Ltd. | Boundary scheme for semiconductor integrated circuit and method for forming an integrated circuit |
CN113363204B (zh) * | 2020-03-05 | 2022-04-12 | 中芯国际集成电路制造(深圳)有限公司 | 一种互连结构的形成方法 |
TWI765643B (zh) | 2021-04-06 | 2022-05-21 | 華邦電子股份有限公司 | 記憶體元件及其製造方法 |
KR20230059028A (ko) * | 2021-10-25 | 2023-05-03 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000232154A (ja) | 1999-02-12 | 2000-08-22 | Sony Corp | 半導体装置およびその製造方法 |
US20030008459A1 (en) | 2000-01-17 | 2003-01-09 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing semiconductor device and flash memory |
KR100816732B1 (ko) * | 2006-10-31 | 2008-03-25 | 주식회사 하이닉스반도체 | 낸드 플래시 메모리 소자 및 그 제조방법 |
JP2008085101A (ja) | 2006-09-28 | 2008-04-10 | Toshiba Corp | 半導体装置 |
US20120270379A1 (en) * | 2008-08-29 | 2012-10-25 | Taiwan Semiconductor Manufacturing Company, Ltd., ("Tsmc") | Method of fabricating a dummy gate structure in a gate last process |
US20160181268A1 (en) | 2014-12-23 | 2016-06-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | BOUNDARY SCHEME FOR EMBEDDED POLY-SiON CMOS OR NVM IN HKMG CMOS TECHNOLOGY |
US20160307909A1 (en) | 2015-04-16 | 2016-10-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and Method to Reduce Polysilicon Loss from Flash Memory Devices During Replacement Gate (RPG) Process in Integrated Circuits |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6559055B2 (en) * | 2000-08-15 | 2003-05-06 | Mosel Vitelic, Inc. | Dummy structures that protect circuit elements during polishing |
JP3944013B2 (ja) * | 2002-07-09 | 2007-07-11 | 株式会社東芝 | 不揮発性半導体メモリ装置およびその製造方法 |
JP4558557B2 (ja) * | 2005-03-31 | 2010-10-06 | 富士通セミコンダクター株式会社 | 不揮発性半導体記憶装置 |
KR20080090851A (ko) * | 2007-04-06 | 2008-10-09 | 주식회사 하이닉스반도체 | 플래시 메모리 소자의 제조방법 |
KR100939425B1 (ko) * | 2008-01-14 | 2010-01-28 | 주식회사 하이닉스반도체 | 반도체 소자의 제조 방법 |
KR101933044B1 (ko) * | 2012-03-30 | 2018-12-28 | 삼성전자주식회사 | 반도체 장치 및 이의 제조 방법 |
JP2016072537A (ja) * | 2014-09-30 | 2016-05-09 | 株式会社東芝 | 半導体記憶装置及びその製造方法 |
US20160211250A1 (en) * | 2015-01-15 | 2016-07-21 | Infineon Technologies Ag | Semiconductor substrate arrangement, a semiconductor device, and a method for processing a semiconductor substrate |
-
2018
- 2018-10-01 KR KR1020180116821A patent/KR102167959B1/ko active IP Right Grant
- 2018-10-16 CN CN201811200304.7A patent/CN109786384B/zh active Active
- 2018-10-25 TW TW107137828A patent/TWI690059B/zh active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000232154A (ja) | 1999-02-12 | 2000-08-22 | Sony Corp | 半導体装置およびその製造方法 |
US20030008459A1 (en) | 2000-01-17 | 2003-01-09 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing semiconductor device and flash memory |
JP2008085101A (ja) | 2006-09-28 | 2008-04-10 | Toshiba Corp | 半導体装置 |
KR100816732B1 (ko) * | 2006-10-31 | 2008-03-25 | 주식회사 하이닉스반도체 | 낸드 플래시 메모리 소자 및 그 제조방법 |
US20120270379A1 (en) * | 2008-08-29 | 2012-10-25 | Taiwan Semiconductor Manufacturing Company, Ltd., ("Tsmc") | Method of fabricating a dummy gate structure in a gate last process |
US20160181268A1 (en) | 2014-12-23 | 2016-06-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | BOUNDARY SCHEME FOR EMBEDDED POLY-SiON CMOS OR NVM IN HKMG CMOS TECHNOLOGY |
US20160307909A1 (en) | 2015-04-16 | 2016-10-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and Method to Reduce Polysilicon Loss from Flash Memory Devices During Replacement Gate (RPG) Process in Integrated Circuits |
Also Published As
Publication number | Publication date |
---|---|
CN109786384B (zh) | 2021-02-26 |
TW201919205A (zh) | 2019-05-16 |
CN109786384A (zh) | 2019-05-21 |
TWI690059B (zh) | 2020-04-01 |
KR20190054911A (ko) | 2019-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102167959B1 (ko) | 반도체 구조체 및 그 제조 방법 | |
US11706914B2 (en) | Method of forming an array boundary structure to reduce dishing | |
US10381358B2 (en) | Semiconductor device and manufacturing method thereof | |
TWI701853B (zh) | 半導體裝置及其形成方法 | |
US10026741B2 (en) | Logic-compatible memory cell manufacturing method and structure thereof | |
US10424586B2 (en) | Memory device including a trench isolation structure between buried word lines and manufacturing method thereof | |
US9780107B2 (en) | Methods of forming integrated circuit devices | |
KR100335121B1 (ko) | 반도체 메모리 소자 및 그의 제조 방법 | |
KR100404682B1 (ko) | 플랫 셀 메모리 소자의 실리사이드막 제조방법 | |
US6967161B2 (en) | Method and resulting structure for fabricating DRAM cell structure using oxide line spacer | |
US9123579B2 (en) | 3D memory process and structures | |
US20080093655A1 (en) | Semiconductor device and method for forming the same | |
CN110246841B (zh) | 半导体元件及其制作方法 | |
TWI718222B (zh) | 非揮發性記憶體及其製造方法 | |
US20210225855A1 (en) | Integrated circuit and method for manufacturing the same | |
KR101067875B1 (ko) | 반도체 소자의 제조방법 | |
KR20090087645A (ko) | 리세스 채널 어레이 트랜지스터를 구비하는 반도체 소자의제조 방법 | |
KR100266028B1 (ko) | 반도체장치 및 그 제조방법 | |
CN112447738A (zh) | 半导体器件和其形成方法 | |
KR20000041808A (ko) | 반도체장치의 캐패시터 제조방법 | |
KR20100001134A (ko) | 새들형 핀 트랜지스터 및 그 제조 방법 | |
KR20060135291A (ko) | 반도체소자의 스토리지노드콘택 형성 방법 | |
KR20060072442A (ko) | 반도체 소자의 제조방법 | |
KR20120007709A (ko) | 반도체 소자의 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant |