KR102078065B1 - 메모리 모듈 전기 커플링에서 전자 대역 갭(ebg) 구조들을 제공하는 회로들 및 방법들 - Google Patents

메모리 모듈 전기 커플링에서 전자 대역 갭(ebg) 구조들을 제공하는 회로들 및 방법들 Download PDF

Info

Publication number
KR102078065B1
KR102078065B1 KR1020197002434A KR20197002434A KR102078065B1 KR 102078065 B1 KR102078065 B1 KR 102078065B1 KR 1020197002434 A KR1020197002434 A KR 1020197002434A KR 20197002434 A KR20197002434 A KR 20197002434A KR 102078065 B1 KR102078065 B1 KR 102078065B1
Authority
KR
South Korea
Prior art keywords
dimm
memory module
circuit board
printed circuit
ground plane
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020197002434A
Other languages
English (en)
Korean (ko)
Other versions
KR20190029613A (ko
Inventor
프리야타르샨 파트마나탄
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20190029613A publication Critical patent/KR20190029613A/ko
Application granted granted Critical
Publication of KR102078065B1 publication Critical patent/KR102078065B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0236Electromagnetic band-gap structures
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4086Bus impedance matching, e.g. termination
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5227Inductive arrangements or effects of, or between, wiring layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Layout of the interconnection structure
    • H01L23/5286Arrangements of power or ground buses
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0237High frequency adaptations
    • H05K1/025Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0237High frequency adaptations
    • H05K1/025Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance
    • H05K1/0253Impedance adaptations of transmission lines by special lay-out of power planes, e.g. providing openings
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0296Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298Multilayer circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0224Patterned shielding planes, ground planes or power planes
    • H05K1/0225Single or multiple openings in a shielding, ground or power plane
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/02Fillers; Particles; Fibers; Reinforcement materials
    • H05K2201/0275Fibers and reinforcement materials
    • H05K2201/029Woven fibrous reinforcement or textile
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09727Varying width along a single conductor; Conductors or pads having different widths
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10159Memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Structure Of Printed Boards (AREA)
KR1020197002434A 2016-07-28 2017-07-26 메모리 모듈 전기 커플링에서 전자 대역 갭(ebg) 구조들을 제공하는 회로들 및 방법들 Active KR102078065B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201662367836P 2016-07-28 2016-07-28
US62/367,836 2016-07-28
US15/659,187 2017-07-25
US15/659,187 US10349513B2 (en) 2016-07-28 2017-07-25 Circuits and methods providing electronic band gap (EBG) structures at memory module electrical coupling
PCT/US2017/043844 WO2018022687A1 (en) 2016-07-28 2017-07-26 Circuits and methods providing electronic band gap (ebg) structures at memory module electrical coupling

Publications (2)

Publication Number Publication Date
KR20190029613A KR20190029613A (ko) 2019-03-20
KR102078065B1 true KR102078065B1 (ko) 2020-02-17

Family

ID=61010581

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020197002434A Active KR102078065B1 (ko) 2016-07-28 2017-07-26 메모리 모듈 전기 커플링에서 전자 대역 갭(ebg) 구조들을 제공하는 회로들 및 방법들

Country Status (9)

Country Link
US (1) US10349513B2 (enExample)
EP (1) EP3491898B1 (enExample)
JP (1) JP6633243B2 (enExample)
KR (1) KR102078065B1 (enExample)
CN (1) CN109565925B (enExample)
AU (1) AU2017302566B9 (enExample)
BR (1) BR112019001333B1 (enExample)
TW (1) TWI695658B (enExample)
WO (1) WO2018022687A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11169940B2 (en) * 2019-02-20 2021-11-09 Qualcomm Incorporated Trace length on printed circuit board (PCB) based on input/output (I/O) operating speed
TWI795644B (zh) * 2020-06-02 2023-03-11 大陸商上海兆芯集成電路有限公司 電子總成
JP7529628B2 (ja) * 2021-07-26 2024-08-06 株式会社日立製作所 プリント配線板及び情報処理装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080157901A1 (en) 2006-11-03 2008-07-03 Ladislau Matekovits Device for the propagation of electromagnetic waves with modulated dielectric constant
US20090236141A1 (en) 2008-03-19 2009-09-24 Samsung Electro-Mechanics Co., Ltd. Electromagnetic bandgap structure and printed circuit board
US20090260864A1 (en) 2008-04-16 2009-10-22 Hynix Semiconductor Inc. Circuit board and semiconductor integrated circuit module including the same
KR100956891B1 (ko) 2008-03-19 2010-05-11 삼성전기주식회사 전자기 밴드갭 구조물 및 인쇄회로기판
US20110061925A1 (en) 2009-09-16 2011-03-17 Samsung Electro-Mechanics Co., Ltd. Printed circuit board having electromagnetic bandgap structure
US20140104133A1 (en) 2010-08-12 2014-04-17 David Finn Antenna modules for dual interface smart cards, booster antenna configurations, and methods

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3876964A (en) 1973-08-23 1975-04-08 Amp Inc Flat flexible transmission cable
JP3307597B2 (ja) 1998-09-30 2002-07-24 株式会社 アドテック 印刷配線装置
JP4023166B2 (ja) 2002-01-25 2007-12-19 ソニー株式会社 高周波モジュール用基板及び高周波モジュール
WO2006052133A2 (en) * 2004-11-12 2006-05-18 Doorzand Airdrive B.V. Composition for cold preservation and perfusion of organs
KR20070062633A (ko) * 2005-12-13 2007-06-18 삼성전자주식회사 컴퓨터 시스템의 시스템 기판에 장착되는 인터페이스 소켓장치
JP2007228222A (ja) * 2006-02-23 2007-09-06 Mitsubishi Electric Corp Ebgマテリアル
KR101265245B1 (ko) 2006-11-01 2013-05-16 에이전시 포 사이언스, 테크놀로지 앤드 리서치 이중적층형 ebg 구조체
JP2008171834A (ja) * 2007-01-05 2008-07-24 Hitachi Ltd ガラスクロス配線基板
US7768297B2 (en) 2007-01-31 2010-08-03 Rambus, Inc. Multi-drop bus system
US7839654B2 (en) 2007-02-28 2010-11-23 International Business Machines Corporation Method for ultimate noise isolation in high-speed digital systems on packages and printed circuit boards (PCBS)
JP2011108123A (ja) * 2009-11-20 2011-06-02 Elpida Memory Inc 終端基板、メモリシステム及びその反射波抑制方法
EP2574155B1 (en) * 2010-12-03 2015-07-29 Murata Manufacturing Co., Ltd. High-frequency signal line
JP2013232613A (ja) * 2012-04-05 2013-11-14 Sony Corp 配線基板及び電子機器
JP5694251B2 (ja) 2012-07-27 2015-04-01 株式会社東芝 Ebg構造体および回路基板
JP5670392B2 (ja) * 2012-07-27 2015-02-18 株式会社東芝 回路基板
JP6125274B2 (ja) * 2013-02-27 2017-05-10 株式会社東芝 電子回路および電子機器
US9858181B2 (en) * 2013-06-20 2018-01-02 Hitachi, Ltd. Memory module having different types of memory mounted together thereon, and information processing device having memory module mounted therein
JP6168943B2 (ja) * 2013-09-20 2017-07-26 株式会社東芝 Ebg構造体、半導体デバイスおよび回路基板
JP5690428B1 (ja) * 2014-05-21 2015-03-25 株式会社フジクラ プリント配線板
WO2017037957A1 (en) 2015-08-31 2017-03-09 Hitachi, Ltd. Information processing device, apparatus and connection wiring board

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080157901A1 (en) 2006-11-03 2008-07-03 Ladislau Matekovits Device for the propagation of electromagnetic waves with modulated dielectric constant
US20090236141A1 (en) 2008-03-19 2009-09-24 Samsung Electro-Mechanics Co., Ltd. Electromagnetic bandgap structure and printed circuit board
KR100956891B1 (ko) 2008-03-19 2010-05-11 삼성전기주식회사 전자기 밴드갭 구조물 및 인쇄회로기판
US20090260864A1 (en) 2008-04-16 2009-10-22 Hynix Semiconductor Inc. Circuit board and semiconductor integrated circuit module including the same
US20110061925A1 (en) 2009-09-16 2011-03-17 Samsung Electro-Mechanics Co., Ltd. Printed circuit board having electromagnetic bandgap structure
US20140104133A1 (en) 2010-08-12 2014-04-17 David Finn Antenna modules for dual interface smart cards, booster antenna configurations, and methods

Also Published As

Publication number Publication date
AU2017302566B2 (en) 2020-08-27
TWI695658B (zh) 2020-06-01
BR112019001333B1 (pt) 2024-01-02
AU2017302566B9 (en) 2020-12-24
EP3491898C0 (en) 2024-09-25
TW201804885A (zh) 2018-02-01
US20180035533A1 (en) 2018-02-01
US10349513B2 (en) 2019-07-09
JP6633243B2 (ja) 2020-01-22
EP3491898A1 (en) 2019-06-05
AU2017302566A1 (en) 2019-01-17
JP2019525472A (ja) 2019-09-05
BR112019001333A2 (pt) 2019-05-07
WO2018022687A1 (en) 2018-02-01
CN109565925A (zh) 2019-04-02
CN109565925B (zh) 2022-01-18
EP3491898B1 (en) 2024-09-25
KR20190029613A (ko) 2019-03-20

Similar Documents

Publication Publication Date Title
CN109951954B (zh) 具有到其他印刷电路板的三维互连的印刷电路板(pcb)
US10158339B2 (en) Capacitive compensation structures using partially meshed ground planes
US20090049414A1 (en) Method and system for reducing via stub resonance
US7459638B2 (en) Absorbing boundary for a multi-layer circuit board structure
US8288657B2 (en) Noise coupling reduction and impedance discontinuity control in high-speed ceramic modules
KR102078065B1 (ko) 메모리 모듈 전기 커플링에서 전자 대역 갭(ebg) 구조들을 제공하는 회로들 및 방법들
US9385408B2 (en) Reduced backdrilling with quarter wavelength transmission line stubs
US10779402B1 (en) Noise sensitive trace 3D ground-shielding crosstalk mitigation
WO2016105782A1 (en) Two-part electrical connector
US10652998B2 (en) Multilayer ceramic electronic package with modulated mesh topology
US12101875B2 (en) Double stub transmission line for suppression of harmonics
US11071197B2 (en) Multilayer ceramic electronic package with modulated mesh topology and alternating rods
Chun et al. Package and printed circuit board design of a 19.2 Gb/s data link for high-performance computing
US8669830B2 (en) Method and device for routing over a void for high speed signal routing in electronic systems
Cai et al. OpenCAPI memory interface signal integrity study for high-speed DDR5 differential DIMM channel with standard loss FR-4 material and SNIA SFF-TA-1002 connector
CN221101698U (zh) 一种改善主干阻抗连续性的nand闪存菊花链拓扑结构
CN101594738B (zh) 信号导通元件
Scogna Signal integrity analysis of a 26 layers board with emphasis on the effect of non-functional pads
CN117528929A (zh) 400g自环光模块pcb的设计方法和pcb板
Kong et al. Guided Interconnect-The Next-Generation Flex Circuits for High-Performance System Design
CA2218575C (en) Trace-pad interface for improved signal quality
Archambeault et al. Measurements and simulations for ground-to-ground plane noise DDR RAM daughter cards and motherboards for EMI emissions
Liao et al. Challenges of high-speed channel design on GPU accelerated system
JP2023017299A (ja) プリント配線板及び情報処理装置
JP4343145B2 (ja) 配線基板

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20190124

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
A302 Request for accelerated examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20190722

Comment text: Request for Examination of Application

PA0302 Request for accelerated examination

Patent event date: 20190722

Patent event code: PA03022R01D

Comment text: Request for Accelerated Examination

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20191111

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20200211

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20200211

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20221221

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20240102

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20241223

Start annual number: 6

End annual number: 6