KR101956563B1 - 배선 기판 및 그 제조 방법 - Google Patents

배선 기판 및 그 제조 방법 Download PDF

Info

Publication number
KR101956563B1
KR101956563B1 KR1020130117152A KR20130117152A KR101956563B1 KR 101956563 B1 KR101956563 B1 KR 101956563B1 KR 1020130117152 A KR1020130117152 A KR 1020130117152A KR 20130117152 A KR20130117152 A KR 20130117152A KR 101956563 B1 KR101956563 B1 KR 101956563B1
Authority
KR
South Korea
Prior art keywords
layer
metal layer
metal
hole
core
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020130117152A
Other languages
English (en)
Korean (ko)
Other versions
KR20140044746A (ko
Inventor
고이치 하라
도시히사 요다
Original Assignee
신꼬오덴기 고교 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 신꼬오덴기 고교 가부시키가이샤 filed Critical 신꼬오덴기 고교 가부시키가이샤
Publication of KR20140044746A publication Critical patent/KR20140044746A/ko
Application granted granted Critical
Publication of KR101956563B1 publication Critical patent/KR101956563B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/115—Via connections; Lands around holes or via connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09536—Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09854—Hole or via having special cross-section, e.g. elliptical
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0779—Treatments involving liquids, e.g. plating, rinsing characterised by the specific liquids involved
    • H05K2203/0786—Using an aqueous solution, e.g. for cleaning or during drilling of holes
    • H05K2203/0789—Aqueous acid solution, e.g. for cleaning or etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14—Related to the order of processing steps
    • H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
    • H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H10W70/635—Through-vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/30—Foil or other thin sheet-metal making or treating
    • Y10T29/301—Method
    • Y10T29/302—Clad or other composite foil or thin metal making
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
KR1020130117152A 2012-10-05 2013-10-01 배선 기판 및 그 제조 방법 Active KR101956563B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2012223502A JP6114527B2 (ja) 2012-10-05 2012-10-05 配線基板及びその製造方法
JPJP-P-2012-223502 2012-10-05

Publications (2)

Publication Number Publication Date
KR20140044746A KR20140044746A (ko) 2014-04-15
KR101956563B1 true KR101956563B1 (ko) 2019-03-11

Family

ID=50431854

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020130117152A Active KR101956563B1 (ko) 2012-10-05 2013-10-01 배선 기판 및 그 제조 방법

Country Status (3)

Country Link
US (1) US9516753B2 (enExample)
JP (1) JP6114527B2 (enExample)
KR (1) KR101956563B1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210065347A (ko) * 2019-11-27 2021-06-04 엘지이노텍 주식회사 인쇄회로기판 및 이의 제조 방법
WO2022164279A1 (ko) * 2021-02-01 2022-08-04 엘지이노텍 주식회사 반도체 패키지

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014127623A (ja) * 2012-12-27 2014-07-07 Shinko Electric Ind Co Ltd 配線基板及び配線基板の製造方法
TW201505493A (zh) * 2013-07-17 2015-02-01 Ichia Tech Inc 前驅基板、軟性印刷電路板的製造方法及前驅基板
CN104409364B (zh) * 2014-11-19 2017-12-01 清华大学 转接板及其制作方法、封装结构及用于转接板的键合方法
CN107251661B (zh) * 2015-02-23 2021-01-12 凸版印刷株式会社 印刷配线板及其制造方法
JP7219598B2 (ja) 2018-11-27 2023-02-08 新光電気工業株式会社 配線基板及びその製造方法
JP7217142B2 (ja) * 2018-12-19 2023-02-02 日本特殊陶業株式会社 配線基板およびその製造方法
CN111508925B (zh) * 2019-01-31 2024-04-23 奥特斯奥地利科技与系统技术有限公司 部件承载件以及制造部件承载件的方法
CN111511102B (zh) * 2019-01-31 2023-12-15 奥特斯奥地利科技与系统技术有限公司 在通孔中具有符合最小距离设计原则的桥结构的部件承载件
KR102573196B1 (ko) * 2019-03-07 2023-08-30 앱솔릭스 인코포레이티드 패키징 기판 및 이를 포함하는 반도체 장치
CN113261092B (zh) 2019-03-07 2024-09-10 爱玻索立克公司 封装基板及包括其的半导体装置
JP7228697B2 (ja) 2019-03-12 2023-02-24 アブソリックス インコーポレイテッド パッケージング基板及びこれを含む半導体装置
US12198994B2 (en) 2019-03-12 2025-01-14 Absolics Inc. Packaging substrate and method for manufacturing same
EP3916772A4 (en) 2019-03-12 2023-04-05 Absolics Inc. PACKAGING SUBSTRATE AND SEMICONDUCTOR DEVICE WITH IT
US11981501B2 (en) 2019-03-12 2024-05-14 Absolics Inc. Loading cassette for substrate including glass and substrate loading method to which same is applied
EP3910667B1 (en) 2019-03-29 2025-08-13 Absolics Inc. Packaging glass substrate for semiconductor, packaging substrate for semiconductor, and semiconductor device
TWI886143B (zh) * 2019-08-19 2025-06-11 德商德國艾托特克公司 高密度互連印刷電路板的製造順序及高密度互連印刷電路板
JP7104245B2 (ja) 2019-08-23 2022-07-20 アブソリックス インコーポレイテッド パッケージング基板及びこれを含む半導体装置
CN119815685A (zh) * 2019-09-27 2025-04-11 奥特斯奥地利科技与系统技术有限公司 部件承载件和制造部件承载件的方法
KR102908327B1 (ko) * 2020-06-30 2026-01-05 삼성전기주식회사 인쇄회로기판
US12525496B2 (en) * 2021-12-21 2026-01-13 Intel Corporation Glass vias and planes with reduced tapering
US12581979B2 (en) 2022-03-31 2026-03-17 Beijing Boe Optoelectronics Technology Co., Ltd. Substrate and preparation method thereof, integrated passive device, and electronic apparatus
CN121215645A (zh) * 2024-06-25 2025-12-26 北京京东方光电科技有限公司 基板及其制备方法、集成无源器件、电子装置
EP4742840A1 (en) * 2024-11-11 2026-05-13 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Electronic board with plated through hole and axial and radial annular protrusions

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009038390A (ja) 2008-09-29 2009-02-19 Ibiden Co Ltd 多層プリント配線板の製造方法
WO2011062037A1 (ja) 2009-11-20 2011-05-26 イビデン株式会社 プリント配線板及びプリント配線板の製造方法
US20110155439A1 (en) 2009-12-24 2011-06-30 Shinko Electric Industries Co., Ltd. Multilayer wiring substrate and method of manufacturing the same

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2347217A1 (de) * 1973-09-19 1975-03-27 Siemens Ag Verfahren zum durchkontaktieren eines beidseitig metallkaschierten basismaterials fuer gedruckte schaltungen
JPH0691311B2 (ja) * 1986-08-22 1994-11-14 富士通株式会社 中空多層用プリント板の製造方法
JP2002324958A (ja) * 2001-04-25 2002-11-08 Sony Corp プリント配線板と、その製造方法
DE10122565B4 (de) 2001-05-10 2010-01-14 Allmann, Ludwig Verfahren zum Sanieren von Rohrleitungen
JP3956204B2 (ja) * 2002-06-27 2007-08-08 日本特殊陶業株式会社 積層樹脂配線基板及びその製造方法、積層樹脂配線基板用金属板
JP2004311919A (ja) * 2003-02-21 2004-11-04 Shinko Electric Ind Co Ltd スルーホールフィル方法
DE102004045451B4 (de) * 2004-09-20 2007-05-03 Atotech Deutschland Gmbh Galvanisches Verfahren zum Füllen von Durchgangslöchern mit Metallen, insbesondere von Leiterplatten mit Kupfer
CA2692595A1 (en) * 2007-07-05 2009-01-08 Peter Nilsson Low resistance through-wafer via
US8541695B2 (en) * 2010-02-26 2013-09-24 Ibiden Co., Ltd. Wiring board and method for manufacturing the same
US8595927B2 (en) * 2011-03-17 2013-12-03 Ibiden Co., Ltd. Method for manufacturing multilayer printed wiring board
JP2012212867A (ja) * 2011-03-30 2012-11-01 Ibiden Co Ltd プリント配線板及びその製造方法
JP6385635B2 (ja) * 2012-05-28 2018-09-05 新光電気工業株式会社 配線基板の製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009038390A (ja) 2008-09-29 2009-02-19 Ibiden Co Ltd 多層プリント配線板の製造方法
WO2011062037A1 (ja) 2009-11-20 2011-05-26 イビデン株式会社 プリント配線板及びプリント配線板の製造方法
US20110155439A1 (en) 2009-12-24 2011-06-30 Shinko Electric Industries Co., Ltd. Multilayer wiring substrate and method of manufacturing the same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210065347A (ko) * 2019-11-27 2021-06-04 엘지이노텍 주식회사 인쇄회로기판 및 이의 제조 방법
WO2021107654A3 (ko) * 2019-11-27 2021-07-22 엘지이노텍 주식회사 인쇄회로기판
US12108531B2 (en) 2019-11-27 2024-10-01 Lg Innotek Co., Ltd. Circuit board comprising via
KR102777247B1 (ko) * 2019-11-27 2025-03-10 엘지이노텍 주식회사 인쇄회로기판 및 이의 제조 방법
TWI893024B (zh) * 2019-11-27 2025-08-11 韓商Ｌｇ伊諾特股份有限公司 印刷電路板
WO2022164279A1 (ko) * 2021-02-01 2022-08-04 엘지이노텍 주식회사 반도체 패키지

Also Published As

Publication number Publication date
JP2014075548A (ja) 2014-04-24
JP6114527B2 (ja) 2017-04-12
US9516753B2 (en) 2016-12-06
KR20140044746A (ko) 2014-04-15
US20140097013A1 (en) 2014-04-10

Similar Documents

Publication Publication Date Title
JP6114527B2 (ja) 配線基板及びその製造方法
US11257749B2 (en) Wiring substrate
JP3983146B2 (ja) 多層配線基板の製造方法
US7595228B2 (en) Method for manufacturing electronic component-mounted board
JP6385635B2 (ja) 配線基板の製造方法
US20100252304A1 (en) Wiring board and method of manufacturing the same
JP7512111B2 (ja) 配線基板及びその製造方法
JP2010135720A (ja) 金属バンプを持つプリント基板及びその製造方法
JP2020155631A (ja) 配線基板及びその製造方法、半導体パッケージ
US9451711B2 (en) Printed wiring board and method for manufacturing printed wiring board
JP6532750B2 (ja) 配線基板及びその製造方法
US7768116B2 (en) Semiconductor package substrate having different thicknesses between wire bonding pad and ball pad and method for fabricating the same
CN102711384A (zh) 制造电路板的方法、制造电子器件的方法和电子器件
US9699912B2 (en) Wiring board
JP2008270633A (ja) 半導体素子内蔵基板
WO1999026458A1 (en) Multilayer printed wiring board and method for manufacturing the same
KR101375368B1 (ko) 미세 접속 패턴층을 구비하는 인쇄회로기판 및 이의 제조 방법
JP2021141287A (ja) 配線基板、部品内蔵配線基板、配線基板の製造方法、及び部品内蔵配線基板の製造方法
JP2018056361A (ja) キャリア基材付き配線基板、キャリア基材付き配線基板の製造方法
JP7760246B2 (ja) 配線基板及び配線基板の製造方法
KR101422524B1 (ko) 미세 피치의 접속부를 구비하는 인쇄회로기판 및 이의 제조 방법
JP6935539B2 (ja) 配線基板の製造方法
JP5223973B1 (ja) プリント配線板及びプリント配線板の製造方法
JP7543631B2 (ja) 配線基板及びその製造方法
JP2016167621A (ja) 配線基板

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20131001

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20180125

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 20131001

Comment text: Patent Application

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20190215

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20190305

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20190306

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20220216

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20220216

Start annual number: 4

End annual number: 4