KR101582247B1 - 반도체 기판의 제작 방법 및 반도체 장치의 제작 방법 - Google Patents

반도체 기판의 제작 방법 및 반도체 장치의 제작 방법 Download PDF

Info

Publication number
KR101582247B1
KR101582247B1 KR1020090111928A KR20090111928A KR101582247B1 KR 101582247 B1 KR101582247 B1 KR 101582247B1 KR 1020090111928 A KR1020090111928 A KR 1020090111928A KR 20090111928 A KR20090111928 A KR 20090111928A KR 101582247 B1 KR101582247 B1 KR 101582247B1
Authority
KR
South Korea
Prior art keywords
substrate
single crystal
crystal semiconductor
semiconductor layer
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020090111928A
Other languages
English (en)
Korean (ko)
Other versions
KR20100061348A (ko
Inventor
후미토 이사카
쇼 카토
유 아리타
아키히사 시모무라
Original Assignee
가부시키가이샤 한도오따이 에네루기 켄큐쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시키가이샤 한도오따이 에네루기 켄큐쇼 filed Critical 가부시키가이샤 한도오따이 에네루기 켄큐쇼
Publication of KR20100061348A publication Critical patent/KR20100061348A/ko
Application granted granted Critical
Publication of KR101582247B1 publication Critical patent/KR101582247B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F10/00Individual photovoltaic cells, e.g. solar cells
    • H10F10/10Individual photovoltaic cells, e.g. solar cells having potential barriers
    • H10F10/17Photovoltaic cells having only PIN junction potential barriers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00Manufacture or treatment of devices covered by this subclass
    • H10F71/139Manufacture or treatment of devices covered by this subclass using temporary substrates
    • H10F71/1395Manufacture or treatment of devices covered by this subclass using temporary substrates for thin-film devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00Constructional details of devices covered by this subclass
    • H10F77/10Semiconductor bodies
    • H10F77/12Active materials
    • H10F77/122Active materials comprising only Group IV materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00Manufacture or treatment of devices covered by this subclass
    • H10F71/121The active layers comprising only Group IV materials
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/548Amorphous silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Recrystallisation Techniques (AREA)
  • Electroluminescent Light Sources (AREA)
  • Photovoltaic Devices (AREA)
KR1020090111928A 2008-11-27 2009-11-19 반도체 기판의 제작 방법 및 반도체 장치의 제작 방법 Expired - Fee Related KR101582247B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JPJP-P-2008-302169 2008-11-27
JP2008302169 2008-11-27

Publications (2)

Publication Number Publication Date
KR20100061348A KR20100061348A (ko) 2010-06-07
KR101582247B1 true KR101582247B1 (ko) 2016-01-04

Family

ID=42196670

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020090111928A Expired - Fee Related KR101582247B1 (ko) 2008-11-27 2009-11-19 반도체 기판의 제작 방법 및 반도체 장치의 제작 방법

Country Status (3)

Country Link
US (1) US8043935B2 (enExample)
JP (1) JP5611571B2 (enExample)
KR (1) KR101582247B1 (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20230007762A (ko) 2021-07-06 2023-01-13 한국과학기술연구원 이종 접합 반도체 기판, 그의 제조방법 및 그를 이용한 전자소자
KR20240079387A (ko) 2022-11-29 2024-06-05 한국과학기술연구원 이종 접합 반도체 유연기판, 그의 제조방법 및 그를 이용한 전자소자
KR20240080377A (ko) 2022-11-30 2024-06-07 한국과학기술연구원 유전특성이 우수한 이종 접합 반도체 기판, 그의 제조방법 및 그를 이용한 전자소자

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2954057B2 (ja) 1996-12-27 1999-09-27 株式会社リヒトラブ 表 紙
US8048754B2 (en) * 2008-09-29 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing single crystal semiconductor layer
JP2010114431A (ja) * 2008-10-10 2010-05-20 Semiconductor Energy Lab Co Ltd Soi基板の作製方法
US20110073967A1 (en) * 2009-08-28 2011-03-31 Analog Devices, Inc. Apparatus and method of forming a mems acoustic transducer with layer transfer processes
WO2011025939A1 (en) * 2009-08-28 2011-03-03 Analog Devices, Inc. Dual single-crystal backplate microphone system and method of fabricating same
JP5755931B2 (ja) 2010-04-28 2015-07-29 株式会社半導体エネルギー研究所 半導体膜の作製方法、電極の作製方法、2次電池の作製方法、および太陽電池の作製方法
KR101089948B1 (ko) * 2010-04-30 2011-12-05 삼성전기주식회사 회로기판 및 이의 제조방법
JP5912404B2 (ja) 2010-10-29 2016-04-27 株式会社半導体エネルギー研究所 光電変換装置
FR2967813B1 (fr) 2010-11-18 2013-10-04 Soitec Silicon On Insulator Procédé de réalisation d'une structure a couche métallique enterrée
DE102011080009A1 (de) * 2011-07-28 2013-01-31 Robert Bosch Gmbh Dünnschicht-Solarzelle
FR2998089A1 (fr) * 2012-11-09 2014-05-16 Soitec Silicon On Insulator Procede de transfert de couche
FR3061802B1 (fr) * 2017-01-11 2019-08-16 Soitec Substrat pour capteur d'image de type face avant et procede de fabrication d'un tel substrat
TWI692869B (zh) * 2019-05-03 2020-05-01 世界先進積體電路股份有限公司 基底及其製造方法
FR3098643B1 (fr) * 2019-07-09 2023-01-13 Commissariat Energie Atomique Fabrication d'un dispositif photosensible à semiconducteur

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100265539B1 (ko) * 1997-03-26 2000-09-15 미다라이 후지오 기판 및 그 제작방법
JP2006216896A (ja) * 2005-02-07 2006-08-17 Canon Inc 太陽電池の製造方法
JP2008277805A (ja) * 2007-04-06 2008-11-13 Semiconductor Energy Lab Co Ltd 光起電力装置及びその製造方法

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE29484E (en) * 1973-03-24 1977-11-29 Nippon Electric Company, Limited Barium titanate base ceramic composition having a high dielectric constant
FR2681472B1 (fr) 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
EP1043768B1 (en) 1992-01-30 2004-09-08 Canon Kabushiki Kaisha Process for producing semiconductor substrates
JP2994837B2 (ja) 1992-01-31 1999-12-27 キヤノン株式会社 半導体基板の平坦化方法、半導体基板の作製方法、及び半導体基板
JP3085184B2 (ja) 1996-03-22 2000-09-04 住友金属工業株式会社 Soi基板及びその製造方法
JPH1093122A (ja) 1996-09-10 1998-04-10 Nippon Telegr & Teleph Corp <Ntt> 薄膜太陽電池の製造方法
JP3697052B2 (ja) * 1997-03-26 2005-09-21 キヤノン株式会社 基板の製造方法及び半導体膜の製造方法
US6251754B1 (en) 1997-05-09 2001-06-26 Denso Corporation Semiconductor substrate manufacturing method
JP3864495B2 (ja) 1997-05-15 2006-12-27 株式会社デンソー 半導体基板の製造方法
US6534380B1 (en) 1997-07-18 2003-03-18 Denso Corporation Semiconductor substrate and method of manufacturing the same
JPH1197379A (ja) 1997-07-25 1999-04-09 Denso Corp 半導体基板及び半導体基板の製造方法
JP3921823B2 (ja) 1998-07-15 2007-05-30 信越半導体株式会社 Soiウェーハの製造方法およびsoiウェーハ
JP4476390B2 (ja) 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2000349264A (ja) * 1998-12-04 2000-12-15 Canon Inc 半導体ウエハの製造方法、使用方法および利用方法
FR2817394B1 (fr) * 2000-11-27 2003-10-31 Soitec Silicon On Insulator Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede
JP4296726B2 (ja) 2001-06-29 2009-07-15 株式会社Sumco 半導体基板の製造方法及び電界効果型トランジスタの製造方法
FR2855909B1 (fr) * 2003-06-06 2005-08-26 Soitec Silicon On Insulator Procede d'obtention concomitante d'au moins une paire de structures comprenant au moins une couche utile reportee sur un substrat
JP4771510B2 (ja) * 2004-06-23 2011-09-14 キヤノン株式会社 半導体層の製造方法及び基板の製造方法
US20070063306A1 (en) * 2005-09-22 2007-03-22 Intel Corporation Multiple crystal orientations on the same substrate
JP2008001540A (ja) * 2006-06-21 2008-01-10 Mitsubishi Cable Ind Ltd 窒化物半導体結晶の製造方法
US7790563B2 (en) 2007-07-13 2010-09-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic device and method for manufacturing semiconductor device
US7795114B2 (en) 2007-08-10 2010-09-14 Semiconductor Energy Laboratory Co., Ltd. Manufacturing methods of SOI substrate and semiconductor device
US7781308B2 (en) 2007-12-03 2010-08-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
CN101504930B (zh) * 2008-02-06 2013-10-16 株式会社半导体能源研究所 Soi衬底的制造方法
US8048754B2 (en) 2008-09-29 2011-11-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate and method for manufacturing single crystal semiconductor layer

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100265539B1 (ko) * 1997-03-26 2000-09-15 미다라이 후지오 기판 및 그 제작방법
JP2006216896A (ja) * 2005-02-07 2006-08-17 Canon Inc 太陽電池の製造方法
JP2008277805A (ja) * 2007-04-06 2008-11-13 Semiconductor Energy Lab Co Ltd 光起電力装置及びその製造方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20230007762A (ko) 2021-07-06 2023-01-13 한국과학기술연구원 이종 접합 반도체 기판, 그의 제조방법 및 그를 이용한 전자소자
KR20240079387A (ko) 2022-11-29 2024-06-05 한국과학기술연구원 이종 접합 반도체 유연기판, 그의 제조방법 및 그를 이용한 전자소자
KR20240080377A (ko) 2022-11-30 2024-06-07 한국과학기술연구원 유전특성이 우수한 이종 접합 반도체 기판, 그의 제조방법 및 그를 이용한 전자소자

Also Published As

Publication number Publication date
JP5611571B2 (ja) 2014-10-22
KR20100061348A (ko) 2010-06-07
US8043935B2 (en) 2011-10-25
US20100129948A1 (en) 2010-05-27
JP2010153823A (ja) 2010-07-08

Similar Documents

Publication Publication Date Title
KR101582247B1 (ko) 반도체 기판의 제작 방법 및 반도체 장치의 제작 방법
KR101618047B1 (ko) SOl 기판의 제조 방법
CN101562153B (zh) 半导体装置及半导体装置的制造方法
JP4027740B2 (ja) 半導体装置の作製方法
TW554398B (en) Method of peeling off and method of manufacturing semiconductor device
KR100939929B1 (ko) 반도체 장치 및 반도체 장치 제조 방법
KR101629193B1 (ko) Soi 기판의 제작 방법
KR101481973B1 (ko) 반도체장치 및 그 제조방법
JP5354900B2 (ja) 半導体基板の作製方法
EP1383165A2 (en) Peeling method
CN102345115B (zh) 微晶半导体膜的制作方法及半导体装置的制作方法
JP5823821B2 (ja) 微結晶半導体膜の作製方法、及び半導体装置の作製方法
JP5705426B2 (ja) Soi基板の作製方法及び単結晶シリコン層の作製方法
KR101630216B1 (ko) 반도체 장치의 제작 방법
JP5552237B2 (ja) 製造装置
KR101576815B1 (ko) 반도체 기판의 제작 방법
JP5486781B2 (ja) 半導体装置の作製方法
JP4567282B2 (ja) 発光装置の作製方法
US8420504B2 (en) Method for manufacturing semiconductor device
KR101510687B1 (ko) 반도체 장치 및 그 제작 방법
JP5284669B2 (ja) 半導体装置の作製方法
JP5981725B2 (ja) Soi基板の作製方法
KR100975802B1 (ko) 발광 장치 및 발광 장치를 형성하는 방법
JP5797504B2 (ja) 半導体装置の作製方法

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20181229

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20181229

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000