KR101476624B1 - 반도체 장치의 제작 방법 - Google Patents

반도체 장치의 제작 방법 Download PDF

Info

Publication number
KR101476624B1
KR101476624B1 KR1020080055559A KR20080055559A KR101476624B1 KR 101476624 B1 KR101476624 B1 KR 101476624B1 KR 1020080055559 A KR1020080055559 A KR 1020080055559A KR 20080055559 A KR20080055559 A KR 20080055559A KR 101476624 B1 KR101476624 B1 KR 101476624B1
Authority
KR
South Korea
Prior art keywords
layer
semiconductor layer
forming
semiconductor
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020080055559A
Other languages
English (en)
Korean (ko)
Other versions
KR20080110519A (ko
Inventor
히데토 오누마
Original Assignee
가부시키가이샤 한도오따이 에네루기 켄큐쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시키가이샤 한도오따이 에네루기 켄큐쇼 filed Critical 가부시키가이샤 한도오따이 에네루기 켄큐쇼
Publication of KR20080110519A publication Critical patent/KR20080110519A/ko
Application granted granted Critical
Publication of KR101476624B1 publication Critical patent/KR101476624B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6743—Silicon
    • H10D30/6744—Monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0214—Manufacture or treatment of multiple TFTs using temporary substrates

Landscapes

  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
KR1020080055559A 2007-06-15 2008-06-13 반도체 장치의 제작 방법 Expired - Fee Related KR101476624B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007158746 2007-06-15
JPJP-P-2007-00158746 2007-06-15

Publications (2)

Publication Number Publication Date
KR20080110519A KR20080110519A (ko) 2008-12-18
KR101476624B1 true KR101476624B1 (ko) 2014-12-26

Family

ID=40132728

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020080055559A Expired - Fee Related KR101476624B1 (ko) 2007-06-15 2008-06-13 반도체 장치의 제작 방법

Country Status (3)

Country Link
US (3) US7772054B2 (enExample)
JP (2) JP5461788B2 (enExample)
KR (1) KR101476624B1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7749850B2 (en) * 2007-11-07 2010-07-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US20090193676A1 (en) * 2008-01-31 2009-08-06 Guo Shengguang Shoe Drying Apparatus
JP5654206B2 (ja) * 2008-03-26 2015-01-14 株式会社半導体エネルギー研究所 Ｓｏｉ基板の作製方法及び該ｓｏｉ基板を用いた半導体装置
JP2009260313A (ja) * 2008-03-26 2009-11-05 Semiconductor Energy Lab Co Ltd Ｓｏｉ基板の作製方法及び半導体装置の作製方法
EP2105957A3 (en) * 2008-03-26 2011-01-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate and method for manufacturing semiconductor device
JP2009260315A (ja) * 2008-03-26 2009-11-05 Semiconductor Energy Lab Co Ltd Ｓｏｉ基板の作製方法及び半導体装置の作製方法
JP5503895B2 (ja) * 2008-04-25 2014-05-28 株式会社半導体エネルギー研究所 半導体装置
JP5773379B2 (ja) * 2009-03-19 2015-09-02 ソニー株式会社 半導体装置とその製造方法、及び電子機器
JP5985136B2 (ja) 2009-03-19 2016-09-06 ソニー株式会社 半導体装置とその製造方法、及び電子機器
US8637864B2 (en) * 2011-10-13 2014-01-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
TWI600168B (zh) 2016-11-02 2017-09-21 律勝科技股份有限公司 薄膜電晶體的積層體結構
CN107015546A (zh) * 2017-06-07 2017-08-04 天津仁义塑料制品股份有限公司 一种电磁加热餐盒生产加工流水线

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02137373A (ja) * 1988-11-18 1990-05-25 Nec Corp 半導体装置の製造方法
JP2003243415A (ja) * 2002-02-18 2003-08-29 Nec Corp 半導体装置およびその製造方法
KR20050021295A (ko) * 2003-08-29 2005-03-07 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체장치 제조방법
KR20060113485A (ko) * 2005-04-28 2006-11-02 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제조 방법

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6148975A (ja) 1984-08-16 1986-03-10 Seiko Epson Corp 薄膜トランジスタ
US5079180A (en) * 1988-12-22 1992-01-07 Texas Instruments Incorporated Method of fabricating a raised source/drain transistor
US5200351A (en) * 1989-10-23 1993-04-06 Advanced Micro Devices, Inc. Method of fabricating field effect transistors having lightly doped drain regions
JPH0563190A (ja) * 1991-06-24 1993-03-12 Nippon Telegr & Teleph Corp <Ntt> Ｍｉｓ型電界効果トランジスタ及びその製法
JPH05110099A (ja) 1991-10-18 1993-04-30 Casio Comput Co Ltd 薄膜トランジスタの製造方法
US5250454A (en) * 1992-12-10 1993-10-05 Allied Signal Inc. Method for forming thickened source/drain contact regions for field effect transistors
JPH06291145A (ja) * 1993-04-05 1994-10-18 Toshiba Corp 多結晶シリコン薄膜トランジスタの製造方法
JPH07307307A (ja) * 1994-05-16 1995-11-21 Citizen Watch Co Ltd 半導体装置の製造方法
JPH0864553A (ja) * 1994-08-23 1996-03-08 Nippon Steel Corp 半導体装置の製造方法
JP3761918B2 (ja) 1994-09-13 2006-03-29 株式会社東芝 半導体装置の製造方法
JP2006135340A (ja) * 1994-09-13 2006-05-25 Toshiba Corp 半導体装置
JP3474286B2 (ja) * 1994-10-26 2003-12-08 株式会社半導体エネルギー研究所 薄膜トランジスタの作製方法
JPH08241999A (ja) * 1995-03-02 1996-09-17 Hitachi Ltd 半導体装置とその製造方法
JP4663047B2 (ja) * 1998-07-13 2011-03-30 株式会社半導体エネルギー研究所 レーザー照射装置及び半導体装置の作製方法
JP4476390B2 (ja) 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2001111058A (ja) * 1999-10-12 2001-04-20 Matsushita Electric Ind Co Ltd 薄膜トランジスタおよびその製造方法
WO2001050536A1 (en) 2000-01-07 2001-07-12 Sharp Kabushiki Kaisha Semiconductor device, method of manufacture thereof, and information processing device
JP2006114923A (ja) * 2000-01-07 2006-04-27 Sharp Corp 半導体装置、その製造方法、および情報処理装置
US6743666B1 (en) * 2001-04-27 2004-06-01 Advanced Micro Devices, Inc. Selective thickening of the source-drain and gate areas of field effect transistors
US6429084B1 (en) * 2001-06-20 2002-08-06 International Business Machines Corporation MOS transistors with raised sources and drains
JP2003110109A (ja) 2001-09-28 2003-04-11 Sharp Corp 半導体装置及びその製造方法並びに携帯電子機器
US7238557B2 (en) 2001-11-14 2007-07-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
WO2003105206A1 (en) * 2002-06-10 2003-12-18 Amberwave Systems Corporation Growing source and drain elements by selecive epitaxy
EP1396883A3 (en) * 2002-09-04 2005-11-30 Canon Kabushiki Kaisha Substrate and manufacturing method therefor
JP4342826B2 (ja) * 2003-04-23 2009-10-14 株式会社半導体エネルギー研究所 半導体素子の作製方法
DE10360000B4 (de) * 2003-12-19 2009-12-10 Advanced Micro Devices, Inc., Sunnyvale Abstandselement für eine Gateelektrode mit Zugspannung eines Transistorelements und ein Verfahren zur Herstellung
TWI279852B (en) * 2004-03-16 2007-04-21 Imec Inter Uni Micro Electr Method of manufacturing a semiconductor on a silicon on insulator (SOI) substrate using solid epitaxial regrowth (SPER) and semiconductor device made thereby
JP5337380B2 (ja) * 2007-01-26 2013-11-06 株式会社半導体エネルギー研究所 半導体装置及びその作製方法
JP5486781B2 (ja) * 2007-07-19 2014-05-07 株式会社半導体エネルギー研究所 半導体装置の作製方法
KR101448903B1 (ko) * 2007-10-23 2014-10-13 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체장치 및 그의 제작방법
JP5503895B2 (ja) * 2008-04-25 2014-05-28 株式会社半導体エネルギー研究所 半導体装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02137373A (ja) * 1988-11-18 1990-05-25 Nec Corp 半導体装置の製造方法
JP2003243415A (ja) * 2002-02-18 2003-08-29 Nec Corp 半導体装置およびその製造方法
KR20050021295A (ko) * 2003-08-29 2005-03-07 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체장치 제조방법
KR20060113485A (ko) * 2005-04-28 2006-11-02 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제조 방법

Also Published As

Publication number Publication date
JP5726341B2 (ja) 2015-05-27
US20100279477A1 (en) 2010-11-04
JP2009021568A (ja) 2009-01-29
US20080311709A1 (en) 2008-12-18
US8048729B2 (en) 2011-11-01
JP5461788B2 (ja) 2014-04-02
US7772054B2 (en) 2010-08-10
KR20080110519A (ko) 2008-12-18
JP2014099640A (ja) 2014-05-29
US20120034744A1 (en) 2012-02-09
US8969147B2 (en) 2015-03-03

Similar Documents

Publication Publication Date Title
US8969147B2 (en) Method for manufacturing semiconductor device
KR101447020B1 (ko) 반도체장치 및 그 제작 방법
US7692223B2 (en) Semiconductor device and method for manufacturing the same
CN101088158B (zh) 半导体装置
CN103779359B (zh) 半导体器件及其制造方法
JP5728151B2 (ja) Ｓｏｉ基板の作製方法
JP2007318112A (ja) 半導体装置及び半導体装置の作製方法
CN101232047B (zh) 发光器件及其制造方法
JP5222628B2 (ja) 半導体装置
JP5411456B2 (ja) 半導体装置
US7727857B2 (en) Manufacturing method of semiconductor device
JP5674856B2 (ja) 半導体装置及び半導体装置の作製方法
US8049624B2 (en) Wireless communication method
JP5063097B2 (ja) 半導体装置およびその作製方法
JP5105918B2 (ja) 半導体装置の作製方法

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20171117

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20181220

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20181220

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000