KR101283837B1 - 유전체 막의 처리 방법 및 피처 형성 방법 - Google Patents
유전체 막의 처리 방법 및 피처 형성 방법 Download PDFInfo
- Publication number
- KR101283837B1 KR101283837B1 KR1020087026229A KR20087026229A KR101283837B1 KR 101283837 B1 KR101283837 B1 KR 101283837B1 KR 1020087026229 A KR1020087026229 A KR 1020087026229A KR 20087026229 A KR20087026229 A KR 20087026229A KR 101283837 B1 KR101283837 B1 KR 101283837B1
- Authority
- KR
- South Korea
- Prior art keywords
- surface layer
- exposing
- film
- substrate
- low
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C15/00—Surface treatment of glass, not in the form of fibres or filaments, by etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- C—CHEMISTRY; METALLURGY
- C03—GLASS; MINERAL OR SLAG WOOL
- C03C—CHEMICAL COMPOSITION OF GLASSES, GLAZES OR VITREOUS ENAMELS; SURFACE TREATMENT OF GLASS; SURFACE TREATMENT OF FIBRES OR FILAMENTS MADE FROM GLASS, MINERALS OR SLAGS; JOINING GLASS TO GLASS OR OTHER MATERIALS
- C03C25/00—Surface treatment of fibres or filaments made from glass, minerals or slags
- C03C25/66—Chemical treatment, e.g. leaching, acid or alkali treatment
- C03C25/68—Chemical treatment, e.g. leaching, acid or alkali treatment by etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
- H01L21/02063—Cleaning during device manufacture during, before or after processing of insulating layers the processing being the formation of vias or contact holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
- H01L21/31133—Etching organic layers by chemical means
- H01L21/31138—Etching organic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Inorganic Chemistry (AREA)
- Geochemistry & Mineralogy (AREA)
- Materials Engineering (AREA)
- Organic Chemistry (AREA)
- General Life Sciences & Earth Sciences (AREA)
- Drying Of Semiconductors (AREA)
- Cleaning Or Drying Semiconductors (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/390,193 | 2006-03-28 | ||
| US11/390,193 US7795148B2 (en) | 2006-03-28 | 2006-03-28 | Method for removing damaged dielectric material |
| PCT/US2007/002374 WO2007126461A2 (en) | 2006-03-28 | 2007-01-30 | Method for removing damaged dielectric material |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20080109886A KR20080109886A (ko) | 2008-12-17 |
| KR101283837B1 true KR101283837B1 (ko) | 2013-07-08 |
Family
ID=38574058
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020087026229A Expired - Fee Related KR101283837B1 (ko) | 2006-03-28 | 2007-01-30 | 유전체 막의 처리 방법 및 피처 형성 방법 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US7795148B2 (enExample) |
| JP (1) | JP5271255B2 (enExample) |
| KR (1) | KR101283837B1 (enExample) |
| CN (1) | CN101454876B (enExample) |
| TW (1) | TWI385728B (enExample) |
| WO (1) | WO2007126461A2 (enExample) |
Families Citing this family (37)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4939864B2 (ja) * | 2006-07-25 | 2012-05-30 | 東京エレクトロン株式会社 | ガス供給装置、ガス供給方法、薄膜形成装置の洗浄方法、薄膜形成方法及び薄膜形成装置 |
| US7786016B2 (en) * | 2007-01-11 | 2010-08-31 | Micron Technology, Inc. | Methods of uniformly removing silicon oxide and a method of removing a sacrificial oxide |
| US8252194B2 (en) | 2008-05-02 | 2012-08-28 | Micron Technology, Inc. | Methods of removing silicon oxide |
| US12444651B2 (en) | 2009-08-04 | 2025-10-14 | Novellus Systems, Inc. | Tungsten feature fill with nucleation inhibition |
| US8382997B2 (en) * | 2010-08-16 | 2013-02-26 | Tokyo Electron Limited | Method for high aspect ratio patterning in a spin-on layer |
| CN102420121B (zh) * | 2011-05-26 | 2013-12-04 | 上海华力微电子有限公司 | 一种针对氟基等离子体刻蚀后的氮化钛薄膜的处理方法 |
| CN102437037B (zh) * | 2011-09-08 | 2014-06-04 | 上海华力微电子有限公司 | 一种有效减少水痕缺陷的方法 |
| CN103094190B (zh) * | 2011-11-01 | 2015-04-29 | 中芯国际集成电路制造(上海)有限公司 | 互连层中空气间隙的形成方法 |
| US8592327B2 (en) | 2012-03-07 | 2013-11-26 | Tokyo Electron Limited | Formation of SiOCl-containing layer on exposed low-k surfaces to reduce low-k damage |
| US8809194B2 (en) | 2012-03-07 | 2014-08-19 | Tokyo Electron Limited | Formation of SiOCl-containing layer on spacer sidewalls to prevent CD loss during spacer etch |
| US8551877B2 (en) | 2012-03-07 | 2013-10-08 | Tokyo Electron Limited | Sidewall and chamfer protection during hard mask removal for interconnect patterning |
| US8859430B2 (en) | 2012-06-22 | 2014-10-14 | Tokyo Electron Limited | Sidewall protection of low-K material during etching and ashing |
| US8871639B2 (en) | 2013-01-04 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices and methods of manufacture thereof |
| CN103646872A (zh) * | 2013-11-26 | 2014-03-19 | 上海华力微电子有限公司 | 一种去胶设备 |
| US9508561B2 (en) | 2014-03-11 | 2016-11-29 | Applied Materials, Inc. | Methods for forming interconnection structures in an integrated cluster system for semicondcutor applications |
| WO2016039940A1 (en) | 2014-09-12 | 2016-03-17 | Applied Materials, Inc. | Controller for treatment of semiconductor processing equipment effluent |
| US9576811B2 (en) | 2015-01-12 | 2017-02-21 | Lam Research Corporation | Integrating atomic scale processes: ALD (atomic layer deposition) and ALE (atomic layer etch) |
| US9806252B2 (en) | 2015-04-20 | 2017-10-31 | Lam Research Corporation | Dry plasma etch method to pattern MRAM stack |
| US9870899B2 (en) | 2015-04-24 | 2018-01-16 | Lam Research Corporation | Cobalt etch back |
| US10971372B2 (en) | 2015-06-26 | 2021-04-06 | Tokyo Electron Limited | Gas phase etch with controllable etch selectivity of Si-containing arc or silicon oxynitride to different films or masks |
| US9972504B2 (en) | 2015-08-07 | 2018-05-15 | Lam Research Corporation | Atomic layer etching of tungsten for enhanced tungsten deposition fill |
| US10096487B2 (en) | 2015-08-19 | 2018-10-09 | Lam Research Corporation | Atomic layer etching of tungsten and other metals |
| US9984858B2 (en) | 2015-09-04 | 2018-05-29 | Lam Research Corporation | ALE smoothness: in and outside semiconductor industry |
| FR3041471B1 (fr) | 2015-09-18 | 2018-07-27 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Procede de formation des espaceurs d'une grille d'un transistor |
| US10727073B2 (en) | 2016-02-04 | 2020-07-28 | Lam Research Corporation | Atomic layer etching 3D structures: Si and SiGe and Ge smoothness on horizontal and vertical surfaces |
| US10229837B2 (en) | 2016-02-04 | 2019-03-12 | Lam Research Corporation | Control of directionality in atomic layer etching |
| US9991128B2 (en) | 2016-02-05 | 2018-06-05 | Lam Research Corporation | Atomic layer etching in continuous plasma |
| US10269566B2 (en) | 2016-04-29 | 2019-04-23 | Lam Research Corporation | Etching substrates using ale and selective deposition |
| US9837312B1 (en) | 2016-07-22 | 2017-12-05 | Lam Research Corporation | Atomic layer etching for enhanced bottom-up feature fill |
| US10566212B2 (en) | 2016-12-19 | 2020-02-18 | Lam Research Corporation | Designer atomic layer etching |
| US10559461B2 (en) | 2017-04-19 | 2020-02-11 | Lam Research Corporation | Selective deposition with atomic layer etch reset |
| US10832909B2 (en) | 2017-04-24 | 2020-11-10 | Lam Research Corporation | Atomic layer etch, reactive precursors and energetic sources for patterning applications |
| US9997371B1 (en) | 2017-04-24 | 2018-06-12 | Lam Research Corporation | Atomic layer etch methods and hardware for patterning applications |
| CN107845574B (zh) * | 2017-10-31 | 2018-11-23 | 长鑫存储技术有限公司 | 半导体上刻蚀去除氧化物的方法 |
| KR102642011B1 (ko) | 2018-03-30 | 2024-02-27 | 램 리써치 코포레이션 | 내화성 금속들 및 다른 고 표면 결합 에너지 재료들의 원자 층 에칭 및 평활화 (smoothing) |
| US10982335B2 (en) * | 2018-11-15 | 2021-04-20 | Tokyo Electron Limited | Wet atomic layer etching using self-limiting and solubility-limited reactions |
| CN110928142B (zh) * | 2019-11-28 | 2023-08-29 | 北京遥测技术研究所 | 一种光刻厚胶与金属基底结合力的改善方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6071815A (en) | 1997-05-29 | 2000-06-06 | International Business Machines Corporation | Method of patterning sidewalls of a trench in integrated circuit manufacturing |
| WO2005062344A1 (en) | 2003-12-17 | 2005-07-07 | Tokyo Electron Limited | Method of operating a system for chemical oxide removal |
Family Cites Families (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5685951A (en) * | 1996-02-15 | 1997-11-11 | Micron Technology, Inc. | Methods and etchants for etching oxides of silicon with low selectivity in a vapor phase system |
| US6627539B1 (en) | 1998-05-29 | 2003-09-30 | Newport Fab, Llc | Method of forming dual-damascene interconnect structures employing low-k dielectric materials |
| JP3662472B2 (ja) * | 2000-05-09 | 2005-06-22 | エム・エフエスアイ株式会社 | 基板表面の処理方法 |
| US6451712B1 (en) * | 2000-12-18 | 2002-09-17 | International Business Machines Corporation | Method for forming a porous dielectric material layer in a semiconductor device and device formed |
| US6541351B1 (en) * | 2001-11-20 | 2003-04-01 | International Business Machines Corporation | Method for limiting divot formation in post shallow trench isolation processes |
| JP2003234402A (ja) * | 2002-02-12 | 2003-08-22 | Tokyo Electron Ltd | 半導体製造方法及び半導体製造装置 |
| US6858532B2 (en) * | 2002-12-10 | 2005-02-22 | International Business Machines Corporation | Low defect pre-emitter and pre-base oxide etch for bipolar transistors and related tooling |
| US6951821B2 (en) * | 2003-03-17 | 2005-10-04 | Tokyo Electron Limited | Processing system and method for chemically treating a substrate |
| US7029536B2 (en) * | 2003-03-17 | 2006-04-18 | Tokyo Electron Limited | Processing system and method for treating a substrate |
| TWI220774B (en) * | 2003-11-03 | 2004-09-01 | Univ Nat Sun Yat Sen | Method for patterning low dielectric constant film and method for manufacturing dual damascene structure |
| US20050218113A1 (en) * | 2004-03-30 | 2005-10-06 | Tokyo Electron Limited | Method and system for adjusting a chemical oxide removal process using partial pressure |
| US20050227494A1 (en) * | 2004-03-30 | 2005-10-13 | Tokyo Electron Limited | Processing system and method for treating a substrate |
| US20050269291A1 (en) * | 2004-06-04 | 2005-12-08 | Tokyo Electron Limited | Method of operating a processing system for treating a substrate |
| US7097779B2 (en) * | 2004-07-06 | 2006-08-29 | Tokyo Electron Limited | Processing system and method for chemically treating a TERA layer |
| JP4860219B2 (ja) * | 2005-02-14 | 2012-01-25 | 東京エレクトロン株式会社 | 基板の処理方法、電子デバイスの製造方法及びプログラム |
| US7510972B2 (en) * | 2005-02-14 | 2009-03-31 | Tokyo Electron Limited | Method of processing substrate, post-chemical mechanical polishing cleaning method, and method of and program for manufacturing electronic device |
| JP4515309B2 (ja) * | 2005-03-31 | 2010-07-28 | 東京エレクトロン株式会社 | エッチング方法 |
| US20070031609A1 (en) * | 2005-07-29 | 2007-02-08 | Ajay Kumar | Chemical vapor deposition chamber with dual frequency bias and method for manufacturing a photomask using the same |
| US7214626B2 (en) * | 2005-08-24 | 2007-05-08 | United Microelectronics Corp. | Etching process for decreasing mask defect |
| US20070238301A1 (en) * | 2006-03-28 | 2007-10-11 | Cabral Stephen H | Batch processing system and method for performing chemical oxide removal |
| US7288483B1 (en) * | 2006-03-28 | 2007-10-30 | Tokyo Electron Limited | Method and system for patterning a dielectric film |
| US7368393B2 (en) * | 2006-04-20 | 2008-05-06 | International Business Machines Corporation | Chemical oxide removal of plasma damaged SiCOH low k dielectrics |
| US7718032B2 (en) * | 2006-06-22 | 2010-05-18 | Tokyo Electron Limited | Dry non-plasma treatment system and method of using |
| US7786016B2 (en) * | 2007-01-11 | 2010-08-31 | Micron Technology, Inc. | Methods of uniformly removing silicon oxide and a method of removing a sacrificial oxide |
| KR101330707B1 (ko) * | 2007-07-19 | 2013-11-19 | 삼성전자주식회사 | 반도체 장치의 형성 방법 |
-
2006
- 2006-03-28 US US11/390,193 patent/US7795148B2/en not_active Expired - Fee Related
-
2007
- 2007-01-30 WO PCT/US2007/002374 patent/WO2007126461A2/en not_active Ceased
- 2007-01-30 JP JP2009502776A patent/JP5271255B2/ja not_active Expired - Fee Related
- 2007-01-30 CN CN2007800197431A patent/CN101454876B/zh not_active Expired - Fee Related
- 2007-01-30 KR KR1020087026229A patent/KR101283837B1/ko not_active Expired - Fee Related
- 2007-03-27 TW TW096110561A patent/TWI385728B/zh not_active IP Right Cessation
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6071815A (en) | 1997-05-29 | 2000-06-06 | International Business Machines Corporation | Method of patterning sidewalls of a trench in integrated circuit manufacturing |
| WO2005062344A1 (en) | 2003-12-17 | 2005-07-07 | Tokyo Electron Limited | Method of operating a system for chemical oxide removal |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2007126461A2 (en) | 2007-11-08 |
| JP2009531857A (ja) | 2009-09-03 |
| WO2007126461A3 (en) | 2008-08-14 |
| CN101454876A (zh) | 2009-06-10 |
| TWI385728B (zh) | 2013-02-11 |
| US7795148B2 (en) | 2010-09-14 |
| US20070235411A1 (en) | 2007-10-11 |
| TW200802603A (en) | 2008-01-01 |
| CN101454876B (zh) | 2011-07-27 |
| KR20080109886A (ko) | 2008-12-17 |
| JP5271255B2 (ja) | 2013-08-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101283837B1 (ko) | 유전체 막의 처리 방법 및 피처 형성 방법 | |
| US8202803B2 (en) | Method to remove capping layer of insulation dielectric in interconnect structures | |
| TWI423330B (zh) | 損壞之多重堆疊雙層膜的選擇性移除方法 | |
| CN102792423B (zh) | 用于低k电介质的低损害光致抗蚀剂剥离方法 | |
| US8034638B1 (en) | Treatment of low K films with a silylating agent for damage repair | |
| JP4842263B2 (ja) | Tera層を化学処理するための処理システムおよび方法 | |
| JP5269317B2 (ja) | 調整可能な反射防止コーティングを含む構造およびその形成方法。 | |
| US7083991B2 (en) | Method of in-situ treatment of low-k films with a silylating agent after exposure to oxidizing environments | |
| US7611986B2 (en) | Dual damascene patterning method | |
| EP1209728A2 (en) | Method of depositing organosilicate layers | |
| KR101688231B1 (ko) | Co2/co계 처리를 이용하여 기판을 애싱하기 위한 저손상 방법 | |
| US8252192B2 (en) | Method of pattern etching a dielectric film while removing a mask layer | |
| JP2007523034A (ja) | アモルファスカーボン膜を含む構造およびその形成方法。 | |
| CN105917440A (zh) | 用于在双镶嵌结构中蚀刻电介质阻挡层的方法 | |
| TW201349345A (zh) | 用以蝕刻有機硬遮罩之方法 | |
| WO2007126445A2 (en) | Method and system for patterning a dielectric film | |
| KR100857664B1 (ko) | 유기규산염층의 증착 방법 | |
| US6713386B1 (en) | Method of preventing resist poisoning in dual damascene structures | |
| US20090246713A1 (en) | Oxygen-containing plasma flash process for reduced micro-loading effect and cd bias | |
| JP4999419B2 (ja) | 基板処理方法および基板処理システム、ならびにコンピュータ読取可能な記憶媒体 | |
| EP1646083B1 (en) | Alternative dual damascene patterning approach |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
St.27 status event code: A-0-1-A10-A15-nap-PA0105 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U12-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 20160703 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20160703 |