KR101130424B1 - 콘텍스트 스위치 장치를 갖는 레지스터 및 콘텍스트 스위칭 방법 - Google Patents

콘텍스트 스위치 장치를 갖는 레지스터 및 콘텍스트 스위칭 방법 Download PDF

Info

Publication number
KR101130424B1
KR101130424B1 KR1020097004634A KR20097004634A KR101130424B1 KR 101130424 B1 KR101130424 B1 KR 101130424B1 KR 1020097004634 A KR1020097004634 A KR 1020097004634A KR 20097004634 A KR20097004634 A KR 20097004634A KR 101130424 B1 KR101130424 B1 KR 101130424B1
Authority
KR
South Korea
Prior art keywords
context
input
data
shadow
latch
Prior art date
Application number
KR1020097004634A
Other languages
English (en)
Korean (ko)
Other versions
KR20090042295A (ko
Inventor
젠트성 린
에이-신 알프레드 쿠오
드 듀오 수
Original Assignee
콸콤 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 콸콤 인코포레이티드 filed Critical 콸콤 인코포레이티드
Publication of KR20090042295A publication Critical patent/KR20090042295A/ko
Application granted granted Critical
Publication of KR101130424B1 publication Critical patent/KR101130424B1/ko

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318522—Test of Sequential circuits
    • G01R31/31853—Test of registers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G06F9/30116—Shadow registers, e.g. coupled registers, not forming part of the register space
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30141—Implementation provisions of register files, e.g. ports
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/461—Saving or restoring of program or task context
    • G06F9/462—Saving or restoring of program or task context with multiple register sets

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
KR1020097004634A 2006-08-07 2007-08-02 콘텍스트 스위치 장치를 갖는 레지스터 및 콘텍스트 스위칭 방법 KR101130424B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/500,767 US7979684B2 (en) 2006-08-07 2006-08-07 Method and context switch device for implementing design-for-testability functionality of latch-based register files
US11/500,767 2006-08-07
PCT/US2007/075048 WO2008021739A2 (en) 2006-08-07 2007-08-02 Register with a context switch device and method of context switching

Publications (2)

Publication Number Publication Date
KR20090042295A KR20090042295A (ko) 2009-04-29
KR101130424B1 true KR101130424B1 (ko) 2012-04-12

Family

ID=39030646

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020097004634A KR101130424B1 (ko) 2006-08-07 2007-08-02 콘텍스트 스위치 장치를 갖는 레지스터 및 콘텍스트 스위칭 방법

Country Status (6)

Country Link
US (1) US7979684B2 (zh)
EP (1) EP2054799B1 (zh)
JP (2) JP5461183B2 (zh)
KR (1) KR101130424B1 (zh)
CN (1) CN101501633B (zh)
WO (1) WO2008021739A2 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8461865B2 (en) * 2008-11-24 2013-06-11 Freescale Semiconductor, Inc. Logic built-in self-test system and method for applying a logic built-in self-test to a device under test
US8423845B2 (en) * 2008-12-01 2013-04-16 Mentor Graphics Corporation On-chip logic to log failures during production testing and enable debugging for failure diagnosis
US20140019990A1 (en) * 2011-03-30 2014-01-16 Freescale Semiconductor, Inc. Integrated circuit device and method for enabling cross-context access
WO2015112906A1 (en) * 2014-01-23 2015-07-30 Riggs Rory Stratified composite portfolios of investment securities
US10802866B2 (en) * 2015-04-30 2020-10-13 Microchip Technology Incorporated Central processing unit with DSP engine and enhanced context switch capabilities
CN106291313B (zh) * 2015-06-10 2021-06-11 恩智浦美国有限公司 用于测试集成电路的方法和设备
CN113227935A (zh) * 2018-10-24 2021-08-06 奇跃公司 异步asic
US11216277B2 (en) * 2019-09-26 2022-01-04 Arm Limited Apparatus and method of capturing a register state

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5280616A (en) * 1989-02-27 1994-01-18 International Business Machines Corporation Logic circuit for task processing
US6298431B1 (en) * 1997-12-31 2001-10-02 Intel Corporation Banked shadowed register file
WO2002033570A2 (en) 2000-10-18 2002-04-25 Koninklijke Philips Electronics N.V. Digital signal processing apparatus

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0884674B1 (en) * 1989-05-04 2003-04-16 Texas Instruments Incorporated Arithmetic and logic unit with accumulator and parallel register
US5298431A (en) * 1991-09-30 1994-03-29 Olin Corporation Process for producing low viscosity isocyanate trimers
US6081849A (en) * 1996-10-01 2000-06-27 Lsi Logic Corporation Method and structure for switching multiple contexts in storage subsystem target device
JP2996213B2 (ja) * 1997-08-28 1999-12-27 日本電気株式会社 テスト容易化設計方法および装置、情報記憶媒体、集積回路装置
US6691268B1 (en) * 2000-06-30 2004-02-10 Oak Technology, Inc. Method and apparatus for swapping state data with scan cells
US20070136564A1 (en) * 2005-12-14 2007-06-14 Intel Corporation Method and apparatus to save and restore context using scan cells

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5280616A (en) * 1989-02-27 1994-01-18 International Business Machines Corporation Logic circuit for task processing
US6298431B1 (en) * 1997-12-31 2001-10-02 Intel Corporation Banked shadowed register file
WO2002033570A2 (en) 2000-10-18 2002-04-25 Koninklijke Philips Electronics N.V. Digital signal processing apparatus

Also Published As

Publication number Publication date
JP2010500658A (ja) 2010-01-07
WO2008021739A2 (en) 2008-02-21
JP5461183B2 (ja) 2014-04-02
WO2008021739A3 (en) 2008-08-14
US20080034192A1 (en) 2008-02-07
CN101501633B (zh) 2013-02-20
CN101501633A (zh) 2009-08-05
EP2054799B1 (en) 2019-02-20
JP5559126B2 (ja) 2014-07-23
JP2012069137A (ja) 2012-04-05
KR20090042295A (ko) 2009-04-29
US7979684B2 (en) 2011-07-12
EP2054799A2 (en) 2009-05-06

Similar Documents

Publication Publication Date Title
KR101130424B1 (ko) 콘텍스트 스위치 장치를 갖는 레지스터 및 콘텍스트 스위칭 방법
KR101139149B1 (ko) 스캔 테스트를 지원하는 방법 및 논리 장치
US7665003B2 (en) Method and device for testing memory
US20080120058A1 (en) Multi-cpu mobile terminal and multi-cpu test system and method
JP2010152939A (ja) 半導体装置とテスト方法
EP1303815A2 (en) System initialization of microcode-based memory built-in self-test
US7500162B2 (en) Sourcing internal signals to output pins of an integrated circuit through sequential multiplexing
JP2008286553A (ja) 半導体集積回路モジュール
CN115236493A (zh) Dft测试电路、测试系统以及测试方法
JPH11258304A (ja) システムロジックのテスト回路およびテスト方法
JP2001004710A (ja) スキャンテスト回路、自動テストパターン生成装置、スキャンテスト方法、スキャンテスト回路設計方法、自動テストパターン生成方法、スキャンテスト回路設計方法をコンピュータに実行させるプログラムを記録したコンピュータ読み取り可能な記録媒体および自動テストパターン生成方法をコンピュータに実行させるプログラムを記録したコンピュータ読み取り可能な記録媒体
JP2012007910A (ja) 半導体集積回路装置
JPH1090362A (ja) 半導体集積装置
KR100504688B1 (ko) 반도체칩테스트회로
JP2970594B2 (ja) フリップフロップ回路および集積回路装置
JPH07301662A (ja) ビルトインテスト回路
JP2001257312A (ja) 半導体集積回路装置
EP1304854A1 (en) Method and system for providing multi-channel functionality with a telecommunication device comprising a single channel
JP2008298618A (ja) 半導体装置
JPH11134898A (ja) メモリ搭載半導体装置及びメモリテスト方法
JP2004258000A (ja) スキャンテスト回路および半導体集積回路装置
JPH03160378A (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20150227

Year of fee payment: 4

FPAY Annual fee payment

Payment date: 20151230

Year of fee payment: 5

FPAY Annual fee payment

Payment date: 20161229

Year of fee payment: 6

FPAY Annual fee payment

Payment date: 20171228

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee