KR100648916B1 - 반도체 패키지용 인쇄회로기판의 윈도우 가공방법 - Google Patents
반도체 패키지용 인쇄회로기판의 윈도우 가공방법 Download PDFInfo
- Publication number
- KR100648916B1 KR100648916B1 KR1020050030136A KR20050030136A KR100648916B1 KR 100648916 B1 KR100648916 B1 KR 100648916B1 KR 1020050030136 A KR1020050030136 A KR 1020050030136A KR 20050030136 A KR20050030136 A KR 20050030136A KR 100648916 B1 KR100648916 B1 KR 100648916B1
- Authority
- KR
- South Korea
- Prior art keywords
- masking
- bond finger
- printed circuit
- circuit board
- forming
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 20
- 238000004519 manufacturing process Methods 0.000 title claims description 8
- 238000000034 method Methods 0.000 title description 6
- 238000007747 plating Methods 0.000 claims abstract description 36
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims abstract description 32
- 230000000873 masking effect Effects 0.000 claims abstract description 30
- 229910000679 solder Inorganic materials 0.000 claims abstract description 19
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims abstract description 18
- 239000010931 gold Substances 0.000 claims abstract description 18
- 229910052737 gold Inorganic materials 0.000 claims abstract description 18
- 229910052759 nickel Inorganic materials 0.000 claims abstract description 16
- 239000011248 coating agent Substances 0.000 claims abstract description 13
- 238000000576 coating method Methods 0.000 claims abstract description 13
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 12
- 229910052802 copper Inorganic materials 0.000 claims abstract description 12
- 239000010949 copper Substances 0.000 claims abstract description 12
- 239000002184 metal Substances 0.000 claims abstract description 12
- 229910052751 metal Inorganic materials 0.000 claims abstract description 12
- 238000003384 imaging method Methods 0.000 claims abstract description 11
- 238000005530 etching Methods 0.000 claims abstract description 10
- 239000000758 substrate Substances 0.000 claims abstract description 10
- 238000003672 processing method Methods 0.000 claims abstract description 9
- 238000009713 electroplating Methods 0.000 claims abstract description 4
- 239000000463 material Substances 0.000 claims description 4
- 239000007788 liquid Substances 0.000 claims 1
- 239000007787 solid Substances 0.000 claims 1
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 2
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 239000011344 liquid material Substances 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000011343 solid material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/241—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus
- H05K3/242—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus characterised by using temporary conductors on the printed circuit for electrically connecting areas which are to be electroplated
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/0166—Polymeric layer used for special processing, e.g. resist for etching insulating material or photoresist used as a mask during plasma etching
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
- H05K3/064—Photoresists
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Electroplating Methods And Accessories (AREA)
- Wire Bonding (AREA)
Abstract
Description
Claims (3)
- 금속 버가 발생되지 않도록 하는 반도체 패키지용 인쇄회로기판의 제조방법에 있어서,동이 코팅된 기판 양면에서 본드핑거가 형성될 부분을 제외하고, 드라이필름을 압착하여 상기 본드핑거가 형성될 부분 이외의 동이 코팅된 기판을 외부로 노출시키는 이미징단계와;상기 이미징단계에서 외부로 노출된 부분의 동을 제거하여 본드핑거를 형성하는 에칭단계와;상기 에칭단계에서 본드핑거를 형성한 후 상기 압착된 드라이필름을 제거하는 스트립단계와;상기 스트립단계에 의해 형성된 본드핑거와 솔더볼랜드를 제외한 영역을 절연시키는 솔더레지스트 도포단계와;상기 솔더레지스트 도포단계에서 노출된 본드핑거와 솔더볼랜드에 전기도금을 수행하여 니켈/금 도금층을 형성시키는 니켈/금 도금단계와;상기 니켈/금 도금단계에서 도금 후 도금선을 고상 또는 액상의 마스킹 도포 물질을 사용하여 노광이나 현상을 이용하여 마스킹 영역을 형성하는 마스킹 도포단계와;상기 마스킹 도포단계에서 마스킹된 도금선을 중심으로 인쇄회로기판의 외형 및 슬롯을 가공하여 형성하는 라우팅 단계와;상기 라우팅 단계에서 슬롯을 가공한 후 도금선에 도포된 마스킹을 제거하는 마스킹 박리단계; 로 이루어진 반도체 패키지용 인쇄회로기판의 윈도우 가공방법.
- 삭제
- 삭제
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050030136A KR100648916B1 (ko) | 2005-04-12 | 2005-04-12 | 반도체 패키지용 인쇄회로기판의 윈도우 가공방법 |
PCT/KR2006/001307 WO2006109967A2 (en) | 2005-04-12 | 2006-04-10 | Window manufacture method of semiconductor package type printed circuit board |
CNB2006800001281A CN100514612C (zh) | 2005-04-12 | 2006-04-12 | 半导体封装用印刷电路板的窗口加工方法 |
PCT/KR2006/001354 WO2006109997A1 (en) | 2005-04-12 | 2006-04-12 | Window manufacture method of semiconductor package type printed circuit board |
JP2007532258A JP4701248B2 (ja) | 2005-04-12 | 2006-04-12 | 半導体パッケージ用印刷回路基板のスロット加工方法 |
TW095135043A TWI333265B (en) | 2005-04-12 | 2006-09-22 | Window manufacture method of semiconductor package type printed circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050030136A KR100648916B1 (ko) | 2005-04-12 | 2005-04-12 | 반도체 패키지용 인쇄회로기판의 윈도우 가공방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20060108045A KR20060108045A (ko) | 2006-10-17 |
KR100648916B1 true KR100648916B1 (ko) | 2006-11-27 |
Family
ID=37087238
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020050030136A KR100648916B1 (ko) | 2005-04-12 | 2005-04-12 | 반도체 패키지용 인쇄회로기판의 윈도우 가공방법 |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP4701248B2 (ko) |
KR (1) | KR100648916B1 (ko) |
CN (1) | CN100514612C (ko) |
TW (1) | TWI333265B (ko) |
WO (2) | WO2006109967A2 (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100941982B1 (ko) | 2008-04-07 | 2010-02-11 | 삼성전기주식회사 | 보드온칩 패키지 기판 제조방법 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100891334B1 (ko) | 2007-05-25 | 2009-03-31 | 삼성전자주식회사 | 회로기판, 이를 구비하는 반도체 패키지, 회로기판의제조방법 및 반도체 패키지 제조방법 |
TWI334320B (en) | 2007-07-16 | 2010-12-01 | Nanya Technology Corp | Fabricating method of gold finger of circuit board |
CN101488486B (zh) * | 2008-01-15 | 2010-06-02 | 力成科技股份有限公司 | 可开槽式线路基板 |
CN102480844B (zh) * | 2010-11-23 | 2014-05-07 | 深南电路有限公司 | 一种防渗镀的pcb镀金板制造工艺 |
CN108513433A (zh) * | 2018-04-24 | 2018-09-07 | 苏州维信电子有限公司 | 一种隔锡的柔性线路板pad及其制造方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5281851A (en) | 1992-10-02 | 1994-01-25 | Hewlett-Packard Company | Integrated circuit packaging with reinforced leads |
US5677571A (en) | 1991-11-12 | 1997-10-14 | Kabushiki Kaisha Toshiba | Semiconductor package having reinforced lead pins |
KR20020085635A (ko) * | 2001-05-09 | 2002-11-16 | 주식회사 심텍 | 캐슬형 인쇄회로기판의 외곽 라우팅 방법 |
KR20050077856A (ko) * | 2004-01-28 | 2005-08-04 | 주식회사 뉴프렉스 | 연성 인쇄회로기판의 제조방법 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3415089B2 (ja) * | 1999-03-01 | 2003-06-09 | 住友金属鉱山株式会社 | プリント配線板の製造方法 |
JP2001110838A (ja) * | 1999-10-07 | 2001-04-20 | Hitachi Chem Co Ltd | 半導体装置、それに用いる半導体支持基板、及び半導体装置の製造方法 |
JP2002299790A (ja) * | 2001-03-30 | 2002-10-11 | Ibiden Co Ltd | ルータ加工方法およびルータ加工された基板 |
-
2005
- 2005-04-12 KR KR1020050030136A patent/KR100648916B1/ko active IP Right Grant
-
2006
- 2006-04-10 WO PCT/KR2006/001307 patent/WO2006109967A2/en unknown
- 2006-04-12 WO PCT/KR2006/001354 patent/WO2006109997A1/en active Application Filing
- 2006-04-12 JP JP2007532258A patent/JP4701248B2/ja active Active
- 2006-04-12 CN CNB2006800001281A patent/CN100514612C/zh active Active
- 2006-09-22 TW TW095135043A patent/TWI333265B/zh active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5677571A (en) | 1991-11-12 | 1997-10-14 | Kabushiki Kaisha Toshiba | Semiconductor package having reinforced lead pins |
US5281851A (en) | 1992-10-02 | 1994-01-25 | Hewlett-Packard Company | Integrated circuit packaging with reinforced leads |
KR20020085635A (ko) * | 2001-05-09 | 2002-11-16 | 주식회사 심텍 | 캐슬형 인쇄회로기판의 외곽 라우팅 방법 |
KR20050077856A (ko) * | 2004-01-28 | 2005-08-04 | 주식회사 뉴프렉스 | 연성 인쇄회로기판의 제조방법 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100941982B1 (ko) | 2008-04-07 | 2010-02-11 | 삼성전기주식회사 | 보드온칩 패키지 기판 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
JP4701248B2 (ja) | 2011-06-15 |
KR20060108045A (ko) | 2006-10-17 |
TW200816407A (en) | 2008-04-01 |
JP2008519426A (ja) | 2008-06-05 |
WO2006109997A1 (en) | 2006-10-19 |
CN100514612C (zh) | 2009-07-15 |
CN1989612A (zh) | 2007-06-27 |
TWI333265B (en) | 2010-11-11 |
WO2006109967A2 (en) | 2006-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3895303B2 (ja) | メッキリード線を使用しないパッケージ基板の製造方法 | |
US7030500B2 (en) | Package substrate manufactured using electrolytic leadless plating process, and method for manufacturing the same | |
TW200416897A (en) | Package substrate manufactured using electrolytic leadless plating process, and method for manufacturing the same | |
US20090095508A1 (en) | Printed circuit board and method for manufacturing the same | |
KR100648916B1 (ko) | 반도체 패키지용 인쇄회로기판의 윈도우 가공방법 | |
JP2000195984A (ja) | 半導体装置用キャリア基板及びその製造方法及び半導体装置及びその製造方法 | |
JP3879410B2 (ja) | リードフレームの製造方法 | |
JP2011014644A (ja) | 配線基板およびその製造方法 | |
KR100584966B1 (ko) | 패키지 기판 및 그 제조 방법 | |
JP2006294670A (ja) | 半導体装置の製造方法 | |
JP2007019275A (ja) | 半導体装置、基板及び半導体装置の製造方法 | |
KR100651320B1 (ko) | 보드 온 칩 볼 그리드 어레이 기판 및 그 제조방법 | |
JP2001358257A (ja) | 半導体装置用基板の製造方法 | |
KR100599636B1 (ko) | 무 도금선 패턴을 갖는 비오씨 반도체 패키지용인쇄회로기판의 제조방법 | |
KR100582425B1 (ko) | 회로기판의 비어홀 필링방법 | |
JP2004343122A (ja) | 金属チップスケール半導体パッケージ及びその製造方法(Metalchipscalesemiconductorpackageandmanufacturingmethodthereof) | |
JPH1070211A (ja) | テープキャリア及びその製造方法 | |
KR100632597B1 (ko) | 보드 온 칩 볼 그리드 어레이 기판의 제조 방법 | |
KR101187913B1 (ko) | 반도체 패키지용 리이드 프레임과, 이를 제조하는 방법 | |
KR20030075824A (ko) | 테일리스 패턴을 갖는 반도체 패키지용 인쇄회로기판의제조방법 | |
KR100609647B1 (ko) | 이중 이미지 공정에 의한 무도금 패턴을 갖는 비오씨기판의 제조방법 | |
KR100614437B1 (ko) | 세미어디티브 공정에 의한 무도금 패턴을 갖는 반도체패키지용 인쇄회로기판의 제조방법 | |
JP4730262B2 (ja) | 半導体装置用ノンリードタイプのリードフレームの製造方法 | |
KR101091243B1 (ko) | 인쇄회로기판의 제조방법 | |
JP2006286847A (ja) | 半導体装置用基板の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20121106 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20131107 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20141104 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20151106 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20161024 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20171106 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20181017 Year of fee payment: 13 |