KR100891334B1 - 회로기판, 이를 구비하는 반도체 패키지, 회로기판의제조방법 및 반도체 패키지 제조방법 - Google Patents
회로기판, 이를 구비하는 반도체 패키지, 회로기판의제조방법 및 반도체 패키지 제조방법 Download PDFInfo
- Publication number
- KR100891334B1 KR100891334B1 KR1020070051077A KR20070051077A KR100891334B1 KR 100891334 B1 KR100891334 B1 KR 100891334B1 KR 1020070051077 A KR1020070051077 A KR 1020070051077A KR 20070051077 A KR20070051077 A KR 20070051077A KR 100891334 B1 KR100891334 B1 KR 100891334B1
- Authority
- KR
- South Korea
- Prior art keywords
- bonding pads
- base substrate
- bonding
- pads
- circuit board
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 56
- 238000000034 method Methods 0.000 title claims description 33
- 238000007747 plating Methods 0.000 claims abstract description 71
- 239000000758 substrate Substances 0.000 claims abstract description 64
- 238000009713 electroplating Methods 0.000 claims abstract description 31
- 238000004519 manufacturing process Methods 0.000 claims abstract description 26
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 claims abstract description 20
- 239000010410 layer Substances 0.000 claims description 54
- 230000008054 signal transmission Effects 0.000 claims description 16
- 229910000679 solder Inorganic materials 0.000 claims description 9
- 239000002335 surface treatment layer Substances 0.000 claims description 8
- 238000003486 chemical etching Methods 0.000 claims description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 13
- 101100221835 Arabidopsis thaliana CPL2 gene Proteins 0.000 description 8
- 101150016835 CPL1 gene Proteins 0.000 description 8
- 101100468774 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) RIM13 gene Proteins 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 229910052751 metal Inorganic materials 0.000 description 8
- 230000002093 peripheral effect Effects 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- 229910000765 intermetallic Inorganic materials 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 101710149695 Clampless protein 1 Proteins 0.000 description 1
- 101001089083 Daboia russelii C-type lectin domain-containing protein 2 Proteins 0.000 description 1
- 208000032365 Electromagnetic interference Diseases 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 102100023504 Polyribonucleotide 5'-hydroxyl-kinase Clp1 Human genes 0.000 description 1
- 229910001128 Sn alloy Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/241—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus
- H05K3/242—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus characterised by using temporary conductors on the printed circuit for electrically connecting areas which are to be electroplated
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/481—Insulating layers on insulating parts, with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0574—Stacked resist layers used for different processes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/17—Post-manufacturing processes
- H05K2203/175—Configurations of connections suitable for easy deletion, e.g. modifiable circuits or temporary conductors for electroplating; Processes for deleting connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
- H05K3/064—Photoresists
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Ceramic Engineering (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
Description
Claims (23)
- 베이스 기판을 제공하는 단계;상기 베이스 기판의 상부를 좌우로 횡단하는 방향으로 배열된 적어도 한 쌍의 제1 본딩 패드 열들(bonding pad rows) 및 상기 제1 본딩 패드 열들 사이에 상기 제1 본딩 패드들과 일체로서 형성되는 제1 중앙 도금 인입선(central plating line)을 형성하는 단계;상기 제1 본딩 패드들 상에 전해도금층을 형성하는 단계; 및상기 제1 중앙 도금 인입선을 제거하여 상기 제1 본딩 패드들을 서로 분리하고 상기 베이스 기판을 노출시키는 단계를 포함하는 것을 특징으로 하는 회로기판의 제조방법.
- 제 1 항에 있어서,상기 제1 본딩 패드들 및 상기 제1 중앙 도금 인입선을 형성함과 동시에, 상기 베이스 기판의 상부를 상하로 횡단하는 방향으로 배열된 적어도 한 쌍의 제2 본딩 패드 열들; 및 상기 제2 본딩 패드 열들 사이에 상기 제2 본딩 패드들과 일체로서 형성되는 제2 중앙 도금 인입선을 형성하고,상기 제1 중앙 도금 인입선을 제거함과 동시에, 상기 제2 중앙 도금 인입선을 제거하여 상기 제2 본딩 패드들을 서로 분리하고 상기 베이스 기판을 노출시키는 것을 더 포함하는 것을 특징으로 하는 회로기판의 제조방법.
- 제 1 항에 있어서,상기 제1 본딩 패드들은 신호 전달용 본딩 패드들을 구비하고, 상기 베이스 기판 상에 상기 신호 전달용 본딩 패드 열들에 속하지 않도록 배치된 전원공급용 본딩 패드 및 접지용 본딩 패드를 형성하는 것을 더 포함하는 것을 특징으로 하는 회로기판의 제조방법.
- 제 1 항에 있어서,상기 제1 중앙 도금 인입선은 화학적 식각법을 사용하여 제거하는 것을 특징으로 하는 회로기판의 제조방법.
- 제 1 항에 있어서,상기 전해도금층을 형성하기 전에,상기 제1 본딩 패드들 및 상기 제1 중앙 도금 인입선을 노출시키는 도금 마스크 패턴을 형성하고, 상기 전해도금층은 상기 도금 마스크 패턴에 의해 노출된 상기 제1 본딩 패드들 및 상기 제1 중앙 도금 인입선 상에 형성되는 것을 특징으로 하는 회로기판의 제조방법.
- 제 1 항에 있어서,상기 전해도금층은 차례로 적층된 표면처리층과 솔더층을 구비하는 것을 특징으로 하는 회로기판의 제조방법.
- 베이스 기판을 제공하고; 상기 베이스 기판의 상부를 좌우로 횡단하는 방향으로 배열된 적어도 한 쌍의 제1 본딩 패드 열들 및 상기 제1 본딩 패드 열들 사이에 상기 제1 본딩 패드들과 일체로서 형성된 제1 중앙 도금 인입선을 형성하고; 상기 제1 본딩 패드들 상에 전해도금층을 형성하고; 및 상기 제1 중앙 도금 인입선을 제거하여 상기 제1 본딩 패드들을 서로 분리하고 상기 베이스 기판을 노출시키는 단계를 구비하여 회로기판을 제조하는 단계;상기 제1 본딩 패드들에 대응하는 칩 패드들 및 상기 칩 패드들 상에 각각 형성된 도전성 스터드들을 구비하는 반도체 칩을 제공하는 단계; 및상기 반도체 칩과 상기 회로기판을 부착시켜 상기 도전성 스터드들과 상기 제1 본딩 패드들을 전기적으로 연결하는 단계를 포함하는 것을 특징으로 하는 반도체 패키지 제조방법.
- 제 7 항에 있어서,상기 반도체 칩과 상기 회로기판을 부착시키기 전에, 상기 회로 기판 상에 상기 제1 본딩 패드들을 덮는 비도전성 페이스트(Non-Conductive Paste; NCP)를 도포하는 단계를 더 포함하는 것을 특징으로 하는 반도체 패키지 제조방법.
- 제 8 항에 있어서,상기 반도체 칩과 상기 회로기판을 부착시킴과 동시에 상기 비도전성 페이스트를 경화시키는 것을 특징으로 하는 반도체 패키지 제조방법.
- 제 7 항에 있어서,상기 제1 본딩 패드들 및 상기 제1 중앙 도금 인입선을 형성함과 동시에,상기 베이스 기판의 상부를 상하로 횡단하는 방향으로 배열된 적어도 한 쌍의 제2 본딩 패드 열들; 및 상기 제2 본딩 패드 열들 사이에 상기 제2 본딩 패드들에 연결된 제2 중앙 도금 인입선을 형성하고,상기 제1 중앙 도금 인입선을 제거함과 동시에, 상기 제2 중앙 도금 인입선을 제거하여 상기 제2 본딩 패드들을 서로 분리하고 상기 베이스 기판을 노출시키는 것을 더 포함하는 것을 특징으로 하는 반도체 패키지 제조방법.
- 청구항 11은(는) 설정등록료 납부시 포기되었습니다.제 7 항에 있어서,상기 제1 본딩 패드들은 신호 전달용 본딩 패드들을 포함하고, 상기 베이스 기판 상에 상기 신호 전달용 본딩 패드 열들에 속하지 않도록 배치된 전원공급용 본딩 패드 및 접지용 본딩 패드를 형성하는 것을 더 포함하는 것을 특징으로 하는 반도체 패키지 제조방법.
- 청구항 12은(는) 설정등록료 납부시 포기되었습니다.제 7 항에 있어서,상기 제1 중앙 도금 인입선은 화학적 식각법을 사용하여 제거하는 것을 특징으로 하는 반도체 패키지 제조방법.
- 청구항 13은(는) 설정등록료 납부시 포기되었습니다.제 7 항에 있어서,상기 전해도금층을 형성하기 전에,상기 제1 본딩 패드들 및 상기 제1 중앙 도금 인입선을 노출시키는 도금 마스크 패턴을 형성하고, 상기 전해도금층은 상기 도금 마스크 패턴에 의해 노출된 상기 제1 본딩 패드들 및 상기 제1 중앙 도금 인입선 상에 형성되는 것을 특징으로 하는 반도체 패키지 제조방법.
- 청구항 14은(는) 설정등록료 납부시 포기되었습니다.제 7 항에 있어서,상기 전해도금층은 차례로 적층된 표면처리층과 솔더층을 구비하는 것을 특징으로 하는 반도체 패키지 제조방법.
- 청구항 15은(는) 설정등록료 납부시 포기되었습니다.베이스 기판;상기 베이스 기판의 상부를 좌우로 횡단하는 방향으로 배열된 적어도 한 쌍의 제1 본딩 패드 열들을 포함하고,상기 제1 본딩 패드 열들 사이의 공간에는 상기 베이스 기판이 노출되며,상기 제1 본딩 패드들은 신호 전달용 본딩 패드들을 포함하고, 상기 베이스 기판 상에 상기 신호 전달용 본딩 패드 열들에 속하지 않도록 배치된 전원공급용 본딩 패드 및 접지용 본딩 패드를 더 포함하는 것을 특징으로 하는 회로기판.
- 청구항 16은(는) 설정등록료 납부시 포기되었습니다.제 15 항에 있어서,상기 베이스 기판의 상부를 상하로 횡단하는 방향으로 배열된 적어도 한 쌍의 제2 본딩 패드 열들을 더 포함하고, 상기 제2 본딩 패드 열들 사이의 공간에는 상기 베이스 기판이 노출된 것을 특징으로 하는 회로기판.
- 삭제
- 청구항 18은(는) 설정등록료 납부시 포기되었습니다.제 15 항에 있어서,상기 제1 본딩 패드들 상에 형성된 전해도금층을 더 포함하는 것을 특징으로 하는 회로기판.
- 청구항 19은(는) 설정등록료 납부시 포기되었습니다.베이스 기판; 및 상기 베이스 기판의 상부를 좌우로 횡단하는 방향으로 배열된 적어도 한 쌍의 제1 본딩 패드 열들을 구비하고, 상기 제1 본딩 패드 열들 사이의 공간에는 상기 베이스 기판이 노출된 회로기판; 및상기 제1 본딩 패드들에 각각 대응하는 칩 패드들 및 상기 칩 패드들 상에 각각 형성되어 상기 제1 본딩 패드들에 전기적으로 연결된 도전성 스터드들을 구비하는 반도체 칩을 포함하되,상기 제1 본딩 패드들은 신호 전달용 본딩 패드들을 포함하고, 상기 베이스 기판 상에 상기 신호 전달용 본딩 패드 열들에 속하지 않도록 배치된 전원공급용 본딩 패드 및 접지용 본딩 패드를 더 포함하는 것을 특징으로 하는 반도체 패키지.
- 청구항 20은(는) 설정등록료 납부시 포기되었습니다.제 19 항에 있어서,상기 베이스 기판의 상부를 상하로 횡단하는 방향으로 배열된 적어도 한 쌍의 제2 본딩 패드 열들을 더 포함하고, 상기 제2 본딩 패드 열들 사이의 공간에는 상기 베이스 기판이 노출된 것을 특징으로 하는 반도체 패키지.
- 삭제
- 청구항 22은(는) 설정등록료 납부시 포기되었습니다.제 19 항에 있어서,상기 반도체 칩과 상기 회로기판 사이에 위치하는 비도전성 페이스트(Non-Conductive Paste; NCP)를 더 포함하는 것을 특징으로 하는 반도체 패키지.
- 청구항 23은(는) 설정등록료 납부시 포기되었습니다.제 19 항에 있어서,상기 제1 본딩 패드들 상에 형성된 전해 도금층을 더 포함하는 것을 특징으로 하는 반도체 패키지.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070051077A KR100891334B1 (ko) | 2007-05-25 | 2007-05-25 | 회로기판, 이를 구비하는 반도체 패키지, 회로기판의제조방법 및 반도체 패키지 제조방법 |
US12/126,364 US8061024B2 (en) | 2007-05-25 | 2008-05-23 | Method of fabricating a circuit board and semiconductor package. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070051077A KR100891334B1 (ko) | 2007-05-25 | 2007-05-25 | 회로기판, 이를 구비하는 반도체 패키지, 회로기판의제조방법 및 반도체 패키지 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20080103836A KR20080103836A (ko) | 2008-11-28 |
KR100891334B1 true KR100891334B1 (ko) | 2009-03-31 |
Family
ID=40071051
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020070051077A KR100891334B1 (ko) | 2007-05-25 | 2007-05-25 | 회로기판, 이를 구비하는 반도체 패키지, 회로기판의제조방법 및 반도체 패키지 제조방법 |
Country Status (2)
Country | Link |
---|---|
US (1) | US8061024B2 (ko) |
KR (1) | KR100891334B1 (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10879160B2 (en) | 2018-02-01 | 2020-12-29 | SK Hynix Inc. | Semiconductor package with packaging substrate |
US10950512B2 (en) | 2018-02-01 | 2021-03-16 | SK Hynix Inc. | Semiconductor packages including a semiconductor chip and methods of forming the semiconductor packages |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009147270A (ja) * | 2007-12-18 | 2009-07-02 | Nec Electronics Corp | 配線基板の製造方法、配線基板、および半導体装置 |
KR101116283B1 (ko) * | 2009-10-23 | 2012-03-12 | 스템코 주식회사 | 연성 회로 기판, 그 제조 방법 및 그를 포함한 반도체 패키지 및 그 제조 방법 |
KR20140108865A (ko) | 2013-03-04 | 2014-09-15 | 삼성전자주식회사 | 패키지 기판, 패키지 기판의 제조 방법 및 패키지 기판을 포함하는 반도체 패키지 |
MY181637A (en) | 2016-03-31 | 2020-12-30 | Qdos Flexcircuits Sdn Bhd | Single layer integrated circuit package |
CN106132108B (zh) * | 2016-07-05 | 2020-05-12 | 西安金百泽电路科技有限公司 | 一种印制插头产品侧面包金加工方法 |
CN107708297A (zh) * | 2017-08-31 | 2018-02-16 | 深圳崇达多层线路板有限公司 | 一种基于焊盘的电镀引线设计 |
KR102602697B1 (ko) * | 2018-05-21 | 2023-11-16 | 삼성전자주식회사 | 베이스 기판을 가지는 전자 장치 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20040110531A (ko) * | 2003-06-19 | 2004-12-31 | 삼성전기주식회사 | 도금 인입선이 단축된 패키지 기판 및 그 제조방법 |
JP2005183745A (ja) | 2003-12-22 | 2005-07-07 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
KR20070030671A (ko) * | 2005-09-13 | 2007-03-16 | 마쯔시다덴기산교 가부시키가이샤 | 배선 기판 및 그 제조 방법, 및 반도체 장치 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4854040A (en) * | 1987-04-03 | 1989-08-08 | Poly Circuits, Inc. | Method of making multilayer pc board using polymer thick films |
US4775573A (en) * | 1987-04-03 | 1988-10-04 | West-Tronics, Inc. | Multilayer PC board using polymer thick films |
JP3896741B2 (ja) | 1999-11-22 | 2007-03-22 | 日立電線株式会社 | 半導体装置および半導体装置用tabテープ |
US6753480B2 (en) * | 2001-10-12 | 2004-06-22 | Ultratera Corporation | Printed circuit board having permanent solder mask |
KR100648916B1 (ko) | 2005-04-12 | 2006-11-27 | 주식회사 심텍 | 반도체 패키지용 인쇄회로기판의 윈도우 가공방법 |
-
2007
- 2007-05-25 KR KR1020070051077A patent/KR100891334B1/ko active IP Right Grant
-
2008
- 2008-05-23 US US12/126,364 patent/US8061024B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20040110531A (ko) * | 2003-06-19 | 2004-12-31 | 삼성전기주식회사 | 도금 인입선이 단축된 패키지 기판 및 그 제조방법 |
JP2005183745A (ja) | 2003-12-22 | 2005-07-07 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
KR20070030671A (ko) * | 2005-09-13 | 2007-03-16 | 마쯔시다덴기산교 가부시키가이샤 | 배선 기판 및 그 제조 방법, 및 반도체 장치 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10879160B2 (en) | 2018-02-01 | 2020-12-29 | SK Hynix Inc. | Semiconductor package with packaging substrate |
US10950512B2 (en) | 2018-02-01 | 2021-03-16 | SK Hynix Inc. | Semiconductor packages including a semiconductor chip and methods of forming the semiconductor packages |
US11557523B2 (en) | 2018-02-01 | 2023-01-17 | SK Hynix Inc. | Semiconductor packages and methods of forming the semiconductor packages |
Also Published As
Publication number | Publication date |
---|---|
US8061024B2 (en) | 2011-11-22 |
US20080289177A1 (en) | 2008-11-27 |
KR20080103836A (ko) | 2008-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100891334B1 (ko) | 회로기판, 이를 구비하는 반도체 패키지, 회로기판의제조방법 및 반도체 패키지 제조방법 | |
US7208825B2 (en) | Stacked semiconductor packages | |
KR100800478B1 (ko) | 적층형 반도체 패키지 및 그의 제조방법 | |
TWI607531B (zh) | 底部元件限制於介電材凹穴內之封裝疊加半導體組體 | |
US6891273B2 (en) | Semiconductor package and fabrication method thereof | |
US7029953B2 (en) | Semiconductor package for three-dimensional mounting, fabrication method thereof, and semiconductor device | |
JP4146864B2 (ja) | 配線基板及びその製造方法、並びに半導体装置及び半導体装置の製造方法 | |
US7199459B2 (en) | Semiconductor package without bonding wires and fabrication method thereof | |
US8293574B2 (en) | Semiconductor device having a plurality of semiconductor constructs | |
TWI426586B (zh) | 具有用於將焊墊鍍於晶片下方之導線的球柵陣列封裝 | |
CN103904050B (zh) | 封装基板、封装基板制作方法及封装结构 | |
US6285086B1 (en) | Semiconductor device and substrate for semiconductor device | |
JP5254406B2 (ja) | 配線基板、及び半導体装置 | |
KR20080037740A (ko) | 상호 접속 구조체를 포함하는 마이크로피처 조립체 및 그상호 접속 구조체를 형성하는 방법 | |
CN101689539A (zh) | 半导体装置及其制造方法 | |
JP7321009B2 (ja) | 配線基板、接合型配線基板及び配線基板の製造方法 | |
KR20240017393A (ko) | 반도체 장치 및 이의 제조 방법 | |
JP6643213B2 (ja) | リードフレーム及びその製造方法と電子部品装置 | |
TWI444123B (zh) | 線路板製作方法及線路板 | |
US20090151995A1 (en) | Package for semiconductor device and method of manufacturing the same | |
TWI394250B (zh) | 封裝結構及其製法 | |
US6646357B2 (en) | Semiconductor device and method of production of same | |
TWI836628B (zh) | 電路板及其製造方法 | |
TWI730843B (zh) | 封裝載板及其製作方法 | |
TWI399839B (zh) | 內置於半導體封裝構造之中介連接器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130228 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20140228 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20150302 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20170228 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20180228 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20190228 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20200228 Year of fee payment: 12 |