KR100442216B1 - 반도체 기억 장치 - Google Patents

반도체 기억 장치 Download PDF

Info

Publication number
KR100442216B1
KR100442216B1 KR10-2001-0030069A KR20010030069A KR100442216B1 KR 100442216 B1 KR100442216 B1 KR 100442216B1 KR 20010030069 A KR20010030069 A KR 20010030069A KR 100442216 B1 KR100442216 B1 KR 100442216B1
Authority
KR
South Korea
Prior art keywords
data
address
control
register
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR10-2001-0030069A
Other languages
English (en)
Korean (ko)
Other versions
KR20020025650A (ko
Inventor
야마우치다다아키
고자루구니히코
Original Assignee
미쓰비시덴키 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 미쓰비시덴키 가부시키가이샤 filed Critical 미쓰비시덴키 가부시키가이샤
Publication of KR20020025650A publication Critical patent/KR20020025650A/ko
Application granted granted Critical
Publication of KR100442216B1 publication Critical patent/KR100442216B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/20—Employing a main memory using a specific memory technology
    • G06F2212/206—Memory mapped I/O

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Memory System (AREA)
KR10-2001-0030069A 2000-09-29 2001-05-30 반도체 기억 장치 Expired - Fee Related KR100442216B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000-299012 2000-09-29
JP2000299012A JP2002108691A (ja) 2000-09-29 2000-09-29 半導体記憶装置および半導体記憶装置の制御方法

Publications (2)

Publication Number Publication Date
KR20020025650A KR20020025650A (ko) 2002-04-04
KR100442216B1 true KR100442216B1 (ko) 2004-07-30

Family

ID=18780880

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2001-0030069A Expired - Fee Related KR100442216B1 (ko) 2000-09-29 2001-05-30 반도체 기억 장치

Country Status (6)

Country Link
US (1) US6931482B2 (enExample)
EP (1) EP1202281B1 (enExample)
JP (1) JP2002108691A (enExample)
KR (1) KR100442216B1 (enExample)
DE (1) DE60103601T2 (enExample)
TW (1) TW511096B (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002175689A (ja) * 2000-09-29 2002-06-21 Mitsubishi Electric Corp 半導体集積回路装置
JP2002358010A (ja) * 2001-05-31 2002-12-13 Mitsubishi Electric Corp べき乗剰余演算器
US6728150B2 (en) * 2002-02-11 2004-04-27 Micron Technology, Inc. Method and apparatus for supplementary command bus
JP2006011887A (ja) * 2004-06-28 2006-01-12 Digital Electronics Corp プログラマブル・ロジック・コントローラ、グラフィック・ロジック・コントローラ、制御プログラム作成装置、プログラム、および、記録媒体
US7230876B2 (en) * 2005-02-14 2007-06-12 Qualcomm Incorporated Register read for volatile memory
JP2007011517A (ja) * 2005-06-29 2007-01-18 Yamaha Corp 集積回路装置
JP4778321B2 (ja) * 2006-01-30 2011-09-21 富士通セミコンダクター株式会社 半導体メモリ、メモリシステム
US8984256B2 (en) * 2006-02-03 2015-03-17 Russell Fish Thread optimized multiprocessor architecture
US8307180B2 (en) 2008-02-28 2012-11-06 Nokia Corporation Extended utilization area for a memory device
US8874824B2 (en) 2009-06-04 2014-10-28 Memory Technologies, LLC Apparatus and method to share host system RAM with mass storage memory RAM
US8266471B2 (en) * 2010-02-09 2012-09-11 Mosys, Inc. Memory device including a memory block having a fixed latency data output
FR2958064B1 (fr) * 2010-03-26 2012-04-20 Commissariat Energie Atomique Architecture de traitement d'un flux de donnees permettant l'extension d'un masque de voisinage
US9311226B2 (en) 2012-04-20 2016-04-12 Memory Technologies Llc Managing operational state data of a memory module using host memory in association with state change
US9305614B2 (en) 2012-12-21 2016-04-05 Cypress Semiconductor Corporation Memory device with internal combination logic
US10038550B2 (en) * 2013-08-08 2018-07-31 Intel Corporation Instruction and logic to provide a secure cipher hash round functionality
CN109804596B (zh) * 2016-12-09 2023-05-09 密码研究公司 具有加掩码的输入的可编程块密码器

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11126476A (ja) * 1997-10-23 1999-05-11 Mitsubishi Electric Corp Ｄｒａｍ内蔵ロジック半導体集積回路装置
JPH11185467A (ja) * 1997-12-22 1999-07-09 Fujitsu Ltd 半導体集積回路装置
KR20000001621A (ko) * 1998-06-12 2000-01-15 윤종용 메모리 로직 복합 반도체장치
JP2000030435A (ja) * 1998-07-10 2000-01-28 Nec Corp 半導体集積回路

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4835733A (en) 1985-09-30 1989-05-30 Sgs-Thomson Microelectronics, Inc. Programmable access memory
EP0584783A3 (en) * 1992-08-25 1994-06-22 Texas Instruments Inc Method and apparatus for improved processing
US5528549A (en) * 1993-05-28 1996-06-18 Texas Instruments Incorporated Apparatus, systems and methods for distributed signal processing
JP3075184B2 (ja) 1996-08-02 2000-08-07 日本電気株式会社 演算処理機能付主記憶システム及びその制御方法
KR100302424B1 (ko) * 1996-10-14 2001-09-28 니시무로 타이죠 논리하이브리드메모리용반도체메모리
WO1998019308A1 (fr) * 1996-10-28 1998-05-07 Mitsubishi Denki Kabushiki Kaisha Dispositif a circuit integre a memoire avec structure compatible avec la logique
US6185704B1 (en) * 1997-04-11 2001-02-06 Texas Instruments Incorporated System signaling schemes for processor and memory module
JP3189727B2 (ja) * 1997-04-15 2001-07-16 日本電気株式会社 コプロセッサ内蔵パケット型メモリｌｓｉ、それを用いたメモリシステム及びそれらの制御方法
US5953738A (en) 1997-07-02 1999-09-14 Silicon Aquarius, Inc DRAM with integral SRAM and arithmetic-logic units
JPH11154103A (ja) * 1997-11-20 1999-06-08 Mitsubishi Electric Corp 半導体集積回路装置
US6122214A (en) * 1998-03-23 2000-09-19 Matsushita Electric Industrial Co., Ltd. Semiconductor memory
JP4156706B2 (ja) * 1998-05-29 2008-09-24 株式会社東芝 半導体記憶装置
DE19929095B4 (de) * 1998-06-29 2005-12-08 Fujitsu Ltd., Kawasaki Halbleiterspeichervorrichtung mit übersteuertem Leseverstärker und Halbleitervorrichtung
JP2001101895A (ja) * 1999-09-30 2001-04-13 Mitsubishi Electric Corp 半導体集積回路装置
JP2001126470A (ja) * 1999-10-26 2001-05-11 Mitsubishi Electric Corp 半導体記憶装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11126476A (ja) * 1997-10-23 1999-05-11 Mitsubishi Electric Corp Ｄｒａｍ内蔵ロジック半導体集積回路装置
JPH11185467A (ja) * 1997-12-22 1999-07-09 Fujitsu Ltd 半導体集積回路装置
KR20000001621A (ko) * 1998-06-12 2000-01-15 윤종용 메모리 로직 복합 반도체장치
JP2000030435A (ja) * 1998-07-10 2000-01-28 Nec Corp 半導体集積回路

Also Published As

Publication number Publication date
EP1202281A1 (en) 2002-05-02
KR20020025650A (ko) 2002-04-04
TW511096B (en) 2002-11-21
US20020040437A1 (en) 2002-04-04
DE60103601D1 (de) 2004-07-08
JP2002108691A (ja) 2002-04-12
EP1202281B1 (en) 2004-06-02
US6931482B2 (en) 2005-08-16
DE60103601T2 (de) 2005-06-16

Similar Documents

Publication Publication Date Title
KR100442216B1 (ko) 반도체 기억 장치
EP1199724B1 (en) Simply interfaced semiconductor integrated circuit device including logic circuitry and embedded memory circuitry
US7782683B2 (en) Multi-port memory device for buffering between hosts and non-volatile memory devices
CN109478169B (zh) 具有灵活地址解码的存储器控制器
US6381190B1 (en) Semiconductor memory device in which use of cache can be selected
JP4212257B2 (ja) 半導体集積回路
US6523755B2 (en) Semiconductor memory device
US20230325326A1 (en) Memory encryption
US20070055813A1 (en) Accessing external memory from an integrated circuit
JP4937388B2 (ja) 半導体記憶装置およびメモリ制御システム
JP3583844B2 (ja) キャッシュメモリ方式
EP0694844B1 (en) Reduced memory pin addressing for cache and main memory
JP2003151273A (ja) 記憶装置、記憶装置の内部制御方法、システム、及びシステムにおける記憶手段の制御方法
JP2004318877A (ja) 知的な待ち方法
KR200182184Y1 (ko) 메모리 겸용 캐시
JP3600830B2 (ja) プロセッサ
JPH05324484A (ja) 外部メモリのセキュリティシステム
JP2954988B2 (ja) 情報処理装置
KR100275958B1 (ko) 마이크로 컴퓨터 유닛
WO1998041921A1 (en) Microprocessor and data processing system
JPS60105061A (ja) バツフア記憶装置
JPH03171339A (ja) データ処理装置
JP2000259492A (ja) データ転送システム

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20120629

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20130705

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20140721

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20140721