JPWO2023120196A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2023120196A5 JPWO2023120196A5 JP2023569289A JP2023569289A JPWO2023120196A5 JP WO2023120196 A5 JPWO2023120196 A5 JP WO2023120196A5 JP 2023569289 A JP2023569289 A JP 2023569289A JP 2023569289 A JP2023569289 A JP 2023569289A JP WO2023120196 A5 JPWO2023120196 A5 JP WO2023120196A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- wiring
- sealing portion
- sealing
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021207462 | 2021-12-21 | ||
| PCT/JP2022/045145 WO2023120196A1 (ja) | 2021-12-21 | 2022-12-07 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2023120196A1 JPWO2023120196A1 (https=) | 2023-06-29 |
| JPWO2023120196A5 true JPWO2023120196A5 (https=) | 2024-09-02 |
Family
ID=86902306
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023569289A Pending JPWO2023120196A1 (https=) | 2021-12-21 | 2022-12-07 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20240332101A1 (https=) |
| JP (1) | JPWO2023120196A1 (https=) |
| CN (1) | CN118414699A (https=) |
| DE (1) | DE112022005506T5 (https=) |
| WO (1) | WO2023120196A1 (https=) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010129758A (ja) * | 2008-11-27 | 2010-06-10 | Toshiba Corp | 半導体装置及びその製造方法 |
| JP2012199342A (ja) * | 2011-03-20 | 2012-10-18 | Fujitsu Ltd | 樹脂モールド基板の製造方法および樹脂モールド基板 |
| JP7179526B2 (ja) * | 2018-08-10 | 2022-11-29 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
| JP7421877B2 (ja) * | 2019-06-27 | 2024-01-25 | ローム株式会社 | 半導体装置 |
-
2022
- 2022-12-07 WO PCT/JP2022/045145 patent/WO2023120196A1/ja not_active Ceased
- 2022-12-07 JP JP2023569289A patent/JPWO2023120196A1/ja active Pending
- 2022-12-07 CN CN202280083889.7A patent/CN118414699A/zh active Pending
- 2022-12-07 DE DE112022005506.5T patent/DE112022005506T5/de active Pending
-
2024
- 2024-06-14 US US18/743,964 patent/US20240332101A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7546034B2 (ja) | 半導体装置 | |
| JP2014225643A5 (https=) | ||
| JP2005191240A5 (https=) | ||
| JP2022168128A5 (https=) | ||
| CN109509742A (zh) | 半导体装置 | |
| CN108604583B (zh) | 半导体装置 | |
| JPWO2023120196A5 (https=) | ||
| JP2013229472A (ja) | 半導体装置 | |
| CN103392230A (zh) | 半导体装置及半导体装置的制造方法 | |
| JPWO2024018790A5 (https=) | ||
| JPWO2023189650A5 (https=) | ||
| CN112335025A (zh) | 半导体装置 | |
| JPWO2023100759A5 (https=) | ||
| JPWO2023100731A5 (https=) | ||
| JPWO2023100681A5 (https=) | ||
| JPWO2023181957A5 (https=) | ||
| JPWO2024004614A5 (https=) | ||
| CN102569244B (zh) | 具有强化板的半导体封装及其制造方法 | |
| JPWO2022259809A5 (https=) | ||
| JPWO2023120185A5 (https=) | ||
| JPWO2025027821A5 (https=) | ||
| JPWO2023112723A5 (https=) | ||
| JP4614579B2 (ja) | 混成集積回路装置の製造方法 | |
| WO2024029249A1 (ja) | 半導体装置 | |
| JPWO2024057838A5 (https=) |