JPWO2019182684A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2019182684A5 JPWO2019182684A5 JP2020550668A JP2020550668A JPWO2019182684A5 JP WO2019182684 A5 JPWO2019182684 A5 JP WO2019182684A5 JP 2020550668 A JP2020550668 A JP 2020550668A JP 2020550668 A JP2020550668 A JP 2020550668A JP WO2019182684 A5 JPWO2019182684 A5 JP WO2019182684A5
- Authority
- JP
- Japan
- Prior art keywords
- memory cells
- line driver
- controller
- switch
- bit line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201862647573P | 2018-03-23 | 2018-03-23 | |
| US62/647,573 | 2018-03-23 | ||
| US16/015,020 US10580491B2 (en) | 2018-03-23 | 2018-06-21 | System and method for managing peak power demand and noise in non-volatile memory array |
| US16/015,020 | 2018-06-21 | ||
| PCT/US2019/015369 WO2019182684A2 (en) | 2018-03-23 | 2019-01-28 | System and method for managing peak power demand and noise in non-volatile memory array |
Publications (4)
| Publication Number | Publication Date |
|---|---|
| JP2021518627A JP2021518627A (ja) | 2021-08-02 |
| JPWO2019182684A5 true JPWO2019182684A5 (https=) | 2022-01-31 |
| JP2021518627A5 JP2021518627A5 (https=) | 2022-01-31 |
| JP7093419B2 JP7093419B2 (ja) | 2022-06-29 |
Family
ID=67985589
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2020550668A Active JP7093419B2 (ja) | 2018-03-23 | 2019-01-28 | 不揮発性メモリアレイにおけるピーク電力需要及びノイズを管理するためのシステム及び方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US10580491B2 (https=) |
| EP (1) | EP3769307B1 (https=) |
| JP (1) | JP7093419B2 (https=) |
| KR (1) | KR102282580B1 (https=) |
| CN (1) | CN111919255A (https=) |
| TW (1) | TWI685848B (https=) |
| WO (1) | WO2019182684A2 (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2021150497A (ja) * | 2020-03-19 | 2021-09-27 | キオクシア株式会社 | 記憶装置 |
| US11943922B1 (en) * | 2023-11-11 | 2024-03-26 | Western Digital Technologies, Inc. | Non-volatile memory with three dimensional stacked word line switches |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5029130A (en) | 1990-01-22 | 1991-07-02 | Silicon Storage Technology, Inc. | Single transistor non-valatile electrically alterable semiconductor memory device |
| JP3337564B2 (ja) | 1994-09-16 | 2002-10-21 | 松下電器産業株式会社 | 半導体記憶装置 |
| US6404670B2 (en) | 1996-05-24 | 2002-06-11 | Uniram Technology, Inc. | Multiple ports memory-cell structure |
| US6256224B1 (en) * | 2000-05-03 | 2001-07-03 | Hewlett-Packard Co | Write circuit for large MRAM arrays |
| US7315056B2 (en) | 2004-06-07 | 2008-01-01 | Silicon Storage Technology, Inc. | Semiconductor memory array of floating gate memory cells with program/erase and select gates |
| JP2006004514A (ja) | 2004-06-17 | 2006-01-05 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
| US20090039410A1 (en) | 2007-08-06 | 2009-02-12 | Xian Liu | Split Gate Non-Volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing |
| KR20100120517A (ko) | 2009-05-06 | 2010-11-16 | 삼성전자주식회사 | 불휘발성 메모리 장치 및 그것의 워드 라인 또는 비트 라인의 제어방법 |
| US7868657B1 (en) * | 2009-07-22 | 2011-01-11 | Qualcomm, Incorporated | High voltage logic circuits |
| CN102859603A (zh) * | 2010-04-27 | 2013-01-02 | 莫塞德技术公司 | 具有交替选择的相变存储阵列块 |
| US8305808B2 (en) | 2010-08-12 | 2012-11-06 | Yield Microelectronics Corp. | Low-voltage EEPROM array |
| JP2012069203A (ja) | 2010-09-22 | 2012-04-05 | Toshiba Corp | 不揮発性半導体記憶装置及び不揮発性半導体記憶装置の駆動方法 |
| US8400864B1 (en) | 2011-11-01 | 2013-03-19 | Apple Inc. | Mechanism for peak power management in a memory |
| US10541029B2 (en) * | 2012-08-01 | 2020-01-21 | Micron Technology, Inc. | Partial block memory operations |
| WO2014129172A1 (ja) * | 2013-02-19 | 2014-08-28 | パナソニック株式会社 | 不揮発性半導体記憶装置 |
| JP2014170599A (ja) * | 2013-03-01 | 2014-09-18 | Toshiba Corp | 半導体記憶装置 |
| US20150155039A1 (en) * | 2013-12-02 | 2015-06-04 | Silicon Storage Technology, Inc. | Three-Dimensional Flash NOR Memory System With Configurable Pins |
| JP6151203B2 (ja) | 2014-03-04 | 2017-06-21 | 株式会社東芝 | 演算制御装置、それを備えたメモリシステム、および、情報処理装置 |
| JP6271460B2 (ja) | 2015-03-02 | 2018-01-31 | 東芝メモリ株式会社 | 半導体記憶装置 |
| US9672930B2 (en) * | 2015-05-29 | 2017-06-06 | Silicon Storage Technology, Inc. | Low power operation for flash memory system |
| KR102469172B1 (ko) * | 2016-03-14 | 2022-11-22 | 에스케이하이닉스 주식회사 | 비휘발성 메모리 장치 및 이의 검증 라이트 방법 |
| US11308383B2 (en) | 2016-05-17 | 2022-04-19 | Silicon Storage Technology, Inc. | Deep learning neural network classifier using non-volatile memory array |
| KR102493814B1 (ko) * | 2016-06-29 | 2023-02-02 | 에스케이하이닉스 주식회사 | 메모리 장치 |
-
2018
- 2018-06-21 US US16/015,020 patent/US10580491B2/en active Active
-
2019
- 2019-01-28 JP JP2020550668A patent/JP7093419B2/ja active Active
- 2019-01-28 KR KR1020207023530A patent/KR102282580B1/ko active Active
- 2019-01-28 EP EP19771178.1A patent/EP3769307B1/en active Active
- 2019-01-28 CN CN201980021261.2A patent/CN111919255A/zh active Pending
- 2019-01-28 WO PCT/US2019/015369 patent/WO2019182684A2/en not_active Ceased
- 2019-03-07 TW TW108107677A patent/TWI685848B/zh active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11587619B2 (en) | Block configuration for memory device with separate sub-blocks | |
| US6317349B1 (en) | Non-volatile content addressable memory | |
| JP4750809B2 (ja) | 不揮発性メモリにおけるステアリングゲートとビットラインとのセグメンテーション | |
| KR101759807B1 (ko) | 부분 워드 프로그래밍을 위한 비휘발성 메모리 어레이 및 이를 사용하는 방법 | |
| JP2021517705A5 (https=) | ||
| WO2018038783A1 (en) | 3d nand with partial block erase | |
| US20160232947A1 (en) | Methods and apparatuses including a string of memory cells having a first select transistor coupled to a second select transistor | |
| KR950006867A (ko) | 페이지 소거 구조를 갖는 플래시 이이피롬 어레이용 독립 어레이 접지 | |
| JP2018045750A (ja) | 半導体記憶装置 | |
| JP2006508481A5 (https=) | ||
| KR102496100B1 (ko) | 작은 페이지 버퍼를 이용한 높은 대역폭 동작을 위한 교차점 메모리 아키텍처 | |
| JP2728679B2 (ja) | 不揮発性半導体メモリ装置 | |
| JP2002313090A5 (https=) | ||
| US7295485B2 (en) | Memory architecture with advanced main-bitline partitioning circuitry for enhanced erase/program/verify operations | |
| JP2021518627A5 (https=) | ||
| US20190295644A1 (en) | Molecular synthesis device | |
| US10600484B2 (en) | System and method for minimizing floating gate to floating gate coupling effects during programming in flash memory | |
| JPWO2019182684A5 (https=) | ||
| KR100708915B1 (ko) | 워드라인 및 선택 라인에서 정확한 전압제어를 위해플래시 메모리 ｘ-디코더에서의 용량성 로딩을 감소시키는방법 | |
| EP3769307B1 (en) | System and method for managing peak power demand and noise in non-volatile memory array | |
| US10878919B2 (en) | Device and method for initializing channel in nonvolatile memory device | |
| US12380932B2 (en) | Row decoder and row address scheme in a memory system | |
| US20060285386A1 (en) | Accessing an NROM array | |
| CN100573708C (zh) | 非易失性半导体存储器件 | |
| TWI744875B (zh) | 具有儲存之索引資訊的非揮發性記憶體裝置 |