JP2021517705A5 - - Google Patents

Info

Publication number
JP2021517705A5
JP2021517705A5 JP2020548740A JP2020548740A JP2021517705A5 JP 2021517705 A5 JP2021517705 A5 JP 2021517705A5 JP 2020548740 A JP2020548740 A JP 2020548740A JP 2020548740 A JP2020548740 A JP 2020548740A JP 2021517705 A5 JP2021517705 A5 JP 2021517705A5
Authority
JP
Japan
Prior art keywords
voltage
word line
volatile memory
coupled
memory cells
Prior art date
Application number
JP2020548740A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2019177698A5 (https=
JP7253563B2 (ja
JP2021517705A (ja
Filing date
Publication date
Priority claimed from US15/991,890 external-priority patent/US11087207B2/en
Application filed filed Critical
Publication of JP2021517705A publication Critical patent/JP2021517705A/ja
Publication of JP2021517705A5 publication Critical patent/JP2021517705A5/ja
Publication of JPWO2019177698A5 publication Critical patent/JPWO2019177698A5/ja
Priority to JP2023049721A priority Critical patent/JP7547536B2/ja
Application granted granted Critical
Publication of JP7253563B2 publication Critical patent/JP7253563B2/ja
Priority to JP2024146132A priority patent/JP7791950B2/ja
Priority to JP2025247648A priority patent/JP2026062708A/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2020548740A 2018-03-14 2019-01-24 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ Active JP7253563B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2023049721A JP7547536B2 (ja) 2018-03-14 2023-03-27 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ
JP2024146132A JP7791950B2 (ja) 2018-03-14 2024-08-28 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ
JP2025247648A JP2026062708A (ja) 2018-03-14 2025-12-12 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201862642884P 2018-03-14 2018-03-14
US62/642,884 2018-03-14
US15/991,890 US11087207B2 (en) 2018-03-14 2018-05-29 Decoders for analog neural memory in deep learning artificial neural network
US15/991,890 2018-05-29
PCT/US2019/015022 WO2019177698A1 (en) 2018-03-14 2019-01-24 Decoders for analog neural memory in deep learning artificial neural network

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2023049721A Division JP7547536B2 (ja) 2018-03-14 2023-03-27 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ

Publications (4)

Publication Number Publication Date
JP2021517705A JP2021517705A (ja) 2021-07-26
JP2021517705A5 true JP2021517705A5 (https=) 2022-01-24
JPWO2019177698A5 JPWO2019177698A5 (https=) 2022-01-24
JP7253563B2 JP7253563B2 (ja) 2023-04-06

Family

ID=67905831

Family Applications (4)

Application Number Title Priority Date Filing Date
JP2020548740A Active JP7253563B2 (ja) 2018-03-14 2019-01-24 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ
JP2023049721A Active JP7547536B2 (ja) 2018-03-14 2023-03-27 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ
JP2024146132A Active JP7791950B2 (ja) 2018-03-14 2024-08-28 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ
JP2025247648A Pending JP2026062708A (ja) 2018-03-14 2025-12-12 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ

Family Applications After (3)

Application Number Title Priority Date Filing Date
JP2023049721A Active JP7547536B2 (ja) 2018-03-14 2023-03-27 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ
JP2024146132A Active JP7791950B2 (ja) 2018-03-14 2024-08-28 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ
JP2025247648A Pending JP2026062708A (ja) 2018-03-14 2025-12-12 深層学習人工ニューラルネットワークにおけるアナログニューラルメモリ用のデコーダ

Country Status (7)

Country Link
US (4) US11087207B2 (https=)
EP (4) EP4650989A3 (https=)
JP (4) JP7253563B2 (https=)
KR (4) KR102516399B1 (https=)
CN (2) CN119599075A (https=)
TW (2) TWI764503B (https=)
WO (1) WO2019177698A1 (https=)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10891080B1 (en) * 2018-06-04 2021-01-12 Mentium Technologies Inc. Management of non-volatile memory arrays
US11270763B2 (en) 2019-01-18 2022-03-08 Silicon Storage Technology, Inc. Neural network classifier using array of three-gate non-volatile memory cells
US11500442B2 (en) * 2019-01-18 2022-11-15 Silicon Storage Technology, Inc. System for converting neuron current into neuron current-based time pulses in an analog neural memory in a deep learning artificial neural network
US11893478B2 (en) 2019-01-18 2024-02-06 Silicon Storage Technology, Inc. Programmable output blocks for analog neural memory in a deep learning artificial neural network
US11023559B2 (en) 2019-01-25 2021-06-01 Microsemi Soc Corp. Apparatus and method for combining analog neural net with FPGA routing in a monolithic integrated circuit
US11423979B2 (en) 2019-04-29 2022-08-23 Silicon Storage Technology, Inc. Decoding system and physical layout for analog neural memory in deep learning artificial neural network
CN111313914B (zh) * 2019-11-05 2021-09-28 北京航空航天大学 一种基于神经网络分类器的scl简化译码方法
US12124942B2 (en) * 2019-12-03 2024-10-22 Anaflash Inc. Serialized neural network computing unit
TWI789589B (zh) * 2020-02-04 2023-01-11 旺宏電子股份有限公司 脈衝神經網路電路及其運作方法
US11355184B2 (en) * 2020-03-05 2022-06-07 Silicon Storage Technology, Inc. Analog neural memory array in artificial neural network with substantially constant array source impedance with adaptive weight mapping and distributed power
US11532354B2 (en) * 2020-03-22 2022-12-20 Silicon Storage Technology, Inc. Precision tuning of a page or word of non-volatile memory cells and associated high voltage circuits for an analog neural memory array in an artificial neural network
KR102899213B1 (ko) 2020-03-25 2025-12-10 삼성전자주식회사 뉴로모픽 장치 및 그 구동 방법
US11289164B2 (en) * 2020-06-03 2022-03-29 Silicon Storage Technology, Inc. Word line and control gate line tandem decoder for analog neural memory in deep learning artificial neural network
US11875852B2 (en) * 2020-07-06 2024-01-16 Silicon Storage Technology, Inc. Adaptive bias decoder to provide a voltage to a control gate line in an analog neural memory array in artificial neural network
TWI760884B (zh) * 2020-07-16 2022-04-11 慧榮科技股份有限公司 主機效能加速模式的資料讀取方法及裝置
CN112633487B (zh) * 2020-12-25 2022-05-20 北京大学 一种卷积神经网络最大池化层电路
CN112784971A (zh) * 2021-01-13 2021-05-11 天津智模科技有限公司 基于数模混合神经元的神经网络运算电路
TWI821746B (zh) * 2021-02-02 2023-11-11 旺宏電子股份有限公司 記憶體裝置及其操作方法
US12033699B2 (en) 2021-02-02 2024-07-09 Macronix International Co., Ltd. Memory device and operation method thereof for performing multiply accumulate operation
EP4341934B1 (en) * 2021-05-18 2025-12-17 Silicon Storage Technology, Inc. Split array architecture for analog neural memory in a deep learning artificial neural network
US11996137B2 (en) * 2021-05-21 2024-05-28 Taiwan Semiconductor Manufacturing Company, Ltd. Compute in memory (CIM) memory array
US12579422B2 (en) * 2021-08-02 2026-03-17 Silicon Storage Technology, Inc. Input circuitry for analog neural memory in a deep learning artificial neural network
US11935603B2 (en) * 2021-11-04 2024-03-19 Infineon Technologies LLC Erase power loss indicator (EPLI) implementation in flash memory device
US12499943B2 (en) 2022-01-06 2025-12-16 Samsung Electronics Co., Ltd. Spiking neural network device, nonvolatile memory device, and operation method thereof
KR20230166777A (ko) 2022-05-31 2023-12-07 삼성전자주식회사 뉴로모픽 장치
JP2025532139A (ja) * 2022-09-22 2025-09-29 シリコン ストーリッジ テクノロージー インコーポレイテッド 人工ニューラルネットワークアレイのための入力回路
CN115688897B (zh) * 2023-01-03 2023-03-31 浙江大学杭州国际科创中心 低功耗紧凑型Relu激活函数神经元电路
WO2024205370A1 (ko) * 2023-03-31 2024-10-03 서울대학교 산학협력단 업데이트 셀과 이를 포함하는 뉴로모픽 회로 및 뉴로모픽 회로의 동작 방법
KR102885729B1 (ko) * 2023-03-31 2025-11-13 서울대학교산학협력단 업데이트 셀과 이를 포함하는 뉴로모픽 회로 및 뉴로모픽 회로의 동작 방법

Family Cites Families (88)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2603414B1 (fr) 1986-08-29 1988-10-28 Bull Sa Amplificateur de lecture
US5120996A (en) * 1989-03-10 1992-06-09 Synaptics, Incorporated Synaptic element and array
JP3122756B2 (ja) 1991-01-12 2001-01-09 直 柴田 半導体装置
US5621336A (en) 1989-06-02 1997-04-15 Shibata; Tadashi Neuron circuit
JPH0318985A (ja) 1989-06-16 1991-01-28 Hitachi Ltd 情報処理装置
US4961002A (en) 1989-07-13 1990-10-02 Intel Corporation Synapse cell employing dual gate transistor structure
GB2236881B (en) * 1989-10-11 1994-01-12 Intel Corp Improved synapse cell employing dual gate transistor structure
KR920010344B1 (ko) 1989-12-29 1992-11-27 삼성전자주식회사 반도체 메모리 어레이의 구성방법
US5029130A (en) 1990-01-22 1991-07-02 Silicon Storage Technology, Inc. Single transistor non-valatile electrically alterable semiconductor memory device
US5146602A (en) 1990-12-26 1992-09-08 Intel Corporation Method of increasing the accuracy of an analog neural network and the like
US5138576A (en) 1991-11-06 1992-08-11 Altera Corporation Method and apparatus for erasing an array of electrically erasable EPROM cells
EP0562737B1 (en) 1992-03-26 1998-06-17 Hitachi, Ltd. Flash memory
US5336936A (en) 1992-05-06 1994-08-09 Synaptics, Incorporated One-transistor adaptable analog storage element and array
US5264734A (en) 1992-05-19 1993-11-23 Intel Corporation Difference calculating neural network utilizing switched capacitors
US5256911A (en) 1992-06-10 1993-10-26 Intel Corporation Neural network with multiplexed snyaptic processing
JPH0628875A (ja) * 1992-07-10 1994-02-04 Sony Corp フラッシュ型e2 promの消去方法
US5386132A (en) 1992-11-02 1995-01-31 Wong; Chun C. D. Multimedia storage system with highly compact memory device
JP2835272B2 (ja) 1993-12-21 1998-12-14 株式会社東芝 半導体記憶装置
KR0151623B1 (ko) 1994-12-07 1998-10-01 문정환 이이피롬 셀 및 그 제조방법
US5825063A (en) 1995-03-07 1998-10-20 California Institute Of Technology Three-terminal silicon synaptic device
US5554874A (en) 1995-06-05 1996-09-10 Quantum Effect Design, Inc. Six-transistor cell with wide bit-line pitch, double words lines, and bit-line contact shared among four cells
US5721702A (en) 1995-08-01 1998-02-24 Micron Quantum Devices, Inc. Reference voltage generator using flash memory cells
DE69528386T2 (de) 1995-12-01 2004-07-22 Qinetiq Ltd. Abbildungssystem
JPH10320989A (ja) * 1997-05-16 1998-12-04 Toshiba Microelectron Corp 不揮発性半導体メモリ
TW332954B (en) * 1997-05-16 1998-06-01 Ind Tech Res Inst Data processing method and apparatus in neural network system
US6222777B1 (en) 1999-04-09 2001-04-24 Sun Microsystems, Inc. Output circuit for alternating multiple bit line per column memory architecture
KR100338772B1 (ko) * 2000-03-10 2002-05-31 윤종용 바이어스 라인이 분리된 비휘발성 메모리 장치의 워드라인 드라이버 및 워드 라인 드라이빙 방법
US6829598B2 (en) 2000-10-02 2004-12-07 Texas Instruments Incorporated Method and apparatus for modeling a neural synapse function by utilizing a single conventional MOSFET
US6563167B2 (en) 2001-01-05 2003-05-13 Silicon Storage Technology, Inc. Semiconductor memory array of floating gate memory cells with floating gates having multiple sharp edges
US6563733B2 (en) 2001-05-24 2003-05-13 Winbond Electronics Corporation Memory array architectures based on a triple-polysilicon source-side injection non-volatile memory cell
US6912152B2 (en) * 2002-02-22 2005-06-28 Kabushiki Kaisha Toshiba Magnetic random access memory
WO2003081833A2 (en) 2002-03-22 2003-10-02 Georgia Tech Research Corporation Floating-gate analog circuit
JP4273718B2 (ja) * 2002-08-16 2009-06-03 ソニー株式会社 電流サンプリング回路及びそれを用いた電流出力型駆動回路
US6747310B2 (en) 2002-10-07 2004-06-08 Actrans System Inc. Flash memory cells with separated self-aligned select and erase gates, and process of fabrication
ITMI20022240A1 (it) * 2002-10-22 2004-04-23 Atmel Corp Architettura di memoria flash con cancellazione di modo
JP2004171686A (ja) 2002-11-20 2004-06-17 Renesas Technology Corp 不揮発性半導体記憶装置およびそのデータ消去方法
US6822910B2 (en) 2002-12-29 2004-11-23 Macronix International Co., Ltd. Non-volatile memory and operating method thereof
US6856551B2 (en) 2003-02-06 2005-02-15 Sandisk Corporation System and method for programming cells in non-volatile integrated memory devices
TWI220560B (en) 2003-10-27 2004-08-21 Powerchip Semiconductor Corp NAND flash memory cell architecture, NAND flash memory cell array, manufacturing method and operating method of the same
JP4585213B2 (ja) * 2004-03-24 2010-11-24 株式会社日立製作所 データ保護方法及び認証方法並びにプログラム
JP4157065B2 (ja) * 2004-03-29 2008-09-24 株式会社東芝 半導体記憶装置
US7315056B2 (en) 2004-06-07 2008-01-01 Silicon Storage Technology, Inc. Semiconductor memory array of floating gate memory cells with program/erase and select gates
KR100632946B1 (ko) * 2004-07-13 2006-10-12 삼성전자주식회사 불 휘발성 메모리 장치 및 그것의 프로그램 방법
US7092290B2 (en) 2004-11-16 2006-08-15 Sandisk Corporation High speed programming system with reduced over programming
TWI270199B (en) 2005-01-31 2007-01-01 Powerchip Semiconductor Corp Non-volatile memory and manufacturing method and operating method thereof
US7304890B2 (en) 2005-12-13 2007-12-04 Atmel Corporation Double byte select high voltage line for EEPROM memory block
US7626868B1 (en) 2007-05-04 2009-12-01 Flashsilicon, Incorporation Level verification and adjustment for multi-level cell (MLC) non-volatile memory (NVM)
US7630246B2 (en) 2007-06-18 2009-12-08 Micron Technology, Inc. Programming rate identification and control in a solid state memory
JP5045294B2 (ja) * 2007-07-30 2012-10-10 富士通セミコンダクター株式会社 カスコードカレントミラー回路を有する内部電源回路
US20090039410A1 (en) 2007-08-06 2009-02-12 Xian Liu Split Gate Non-Volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing
US7800159B2 (en) * 2007-10-24 2010-09-21 Silicon Storage Technology, Inc. Array of contactless non-volatile memory cells
US7894267B2 (en) 2007-10-30 2011-02-22 Spansion Llc Deterministic programming algorithm that provides tighter cell distributions with a reduced number of programming pulses
US8464123B2 (en) * 2009-05-07 2013-06-11 Ramot At Tel Aviv University Ltd. Matrix structure for block encoding
JP2010267341A (ja) 2009-05-15 2010-11-25 Renesas Electronics Corp 半導体装置
US8553466B2 (en) * 2010-03-04 2013-10-08 Samsung Electronics Co., Ltd. Non-volatile memory device, erasing method thereof, and memory system including the same
US8325521B2 (en) 2010-10-08 2012-12-04 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and inhibited operation of flash memory with split gate
US8892487B2 (en) 2010-12-30 2014-11-18 International Business Machines Corporation Electronic synapses for reinforcement learning
JP2013041654A (ja) 2011-08-19 2013-02-28 Toshiba Corp 不揮発性記憶装置
US8909576B2 (en) 2011-09-16 2014-12-09 International Business Machines Corporation Neuromorphic event-driven neural computing architecture in a scalable neural network
US8760955B2 (en) 2011-10-21 2014-06-24 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuse memory arrays
JP3174679U (ja) 2012-01-20 2012-03-29 株式会社エラン 撃針部およびブローバックモデルガン
US9466732B2 (en) 2012-08-23 2016-10-11 Silicon Storage Technology, Inc. Split-gate memory cell with depletion-mode floating gate channel, and method of making same
US9275748B2 (en) 2013-03-14 2016-03-01 Silicon Storage Technology, Inc. Low leakage, low threshold voltage, split-gate flash cell operation
US10055434B2 (en) 2013-10-16 2018-08-21 University Of Tennessee Research Foundation Method and apparatus for providing random selection and long-term potentiation and depression in an artificial network
US20150213898A1 (en) 2014-01-27 2015-07-30 Silicon Storage Technololgy, Inc. Byte Erasable Non-volatile Memory Architecture And Method Of Erasing Same
US9431111B2 (en) * 2014-07-08 2016-08-30 Ememory Technology Inc. One time programming memory cell, array structure and operating method thereof
US9286982B2 (en) 2014-08-08 2016-03-15 Silicon Storage Technology, Inc. Flash memory system with EEPROM functionality
US9984754B2 (en) 2014-09-29 2018-05-29 Toshiba Memory Corporation Memory device and method for operating the same
US10312248B2 (en) 2014-11-12 2019-06-04 Silicon Storage Technology, Inc. Virtual ground non-volatile memory array
US9361991B1 (en) 2014-12-23 2016-06-07 Sandisk Technologies Inc. Efficient scanning of nonvolatile memory blocks
CN105990367B (zh) 2015-02-27 2019-03-12 硅存储技术公司 具有rom单元的非易失性存储器单元阵列
US10014318B2 (en) * 2015-10-24 2018-07-03 Monocithic 3D Inc Semiconductor memory device, structure and methods
US10418369B2 (en) * 2015-10-24 2019-09-17 Monolithic 3D Inc. Multi-level semiconductor memory device and structure
US9595332B2 (en) * 2015-06-15 2017-03-14 Cypress Semiconductor Corporation High speed, high voltage tolerant circuits in flash path
KR102473665B1 (ko) * 2015-07-28 2022-12-02 삼성전자주식회사 스토리지 디바이스 및 스토리지 가상화 시스템
US11308383B2 (en) * 2016-05-17 2022-04-19 Silicon Storage Technology, Inc. Deep learning neural network classifier using non-volatile memory array
US10269440B2 (en) 2016-05-17 2019-04-23 Silicon Storage Technology, Inc. Flash memory array with individual memory cell read, program and erase
US10311958B2 (en) 2016-05-17 2019-06-04 Silicon Storage Technology, Inc. Array of three-gate flash memory cells with individual memory cell read, program and erase
US9953719B2 (en) * 2016-05-18 2018-04-24 Silicon Storage Technology, Inc. Flash memory cell and associated decoders
US9910827B2 (en) 2016-07-01 2018-03-06 Hewlett Packard Enterprise Development Lp Vector-matrix multiplications involving negative values
US10748059B2 (en) 2017-04-05 2020-08-18 International Business Machines Corporation Architecture for an electrochemical artificial neural network
US10134472B1 (en) * 2017-06-30 2018-11-20 International Business Machines Corporation Floating gate architecture for deep neural network application
US10460817B2 (en) * 2017-07-13 2019-10-29 Qualcomm Incorporated Multiple (multi-) level cell (MLC) non-volatile (NV) memory (NVM) matrix circuits for performing matrix computations with multi-bit input vectors
CN109522753B (zh) 2017-09-18 2020-11-06 清华大学 电路结构及其驱动方法、芯片及其认证方法、电子设备
US10803943B2 (en) 2017-11-29 2020-10-13 Silicon Storage Technology, Inc. Neural network classifier using array of four-gate non-volatile memory cells
US11354562B2 (en) * 2018-01-03 2022-06-07 Silicon Storage Technology, Inc. Programmable neuron for analog non-volatile memory in deep learning artificial neural network
US10970441B1 (en) * 2018-02-26 2021-04-06 Washington University System and method using neural networks for analog-to-information processors
US11270763B2 (en) 2019-01-18 2022-03-08 Silicon Storage Technology, Inc. Neural network classifier using array of three-gate non-volatile memory cells

Similar Documents

Publication Publication Date Title
JP2021517705A5 (https=)
JPWO2019177698A5 (https=)
US6317349B1 (en) Non-volatile content addressable memory
US9312009B2 (en) Non-volatile memory and associated memory array, row decoder, column decoder, write buffer and sensing circuit
KR100530115B1 (ko) 반도체 기억장치 및 메모리 어레이의 소거방법
US7215568B2 (en) Resistive memory arrangement
US7660148B2 (en) Nonvolatile memory device and method to control the same
JP4439683B2 (ja) リダンダンシ選択回路を備えたフラッシュメモリ装置及びテスト方法
TW200506949A (en) Nonvolatile semiconductor memory device and control method thereof
US9318158B2 (en) Non-volatile memory using bi-directional resistive elements
US20170162234A1 (en) Dual-bit 3-t high density mtprom array
US6947325B2 (en) Non-volatile semiconductor memory device and controlling method of the same
JP5267629B2 (ja) 不揮発性メモリ
US20140332752A1 (en) Non-volatile semiconductor memory device
TWI696182B (zh) 頁緩衝電路與非揮發性儲存裝置
JP2728679B2 (ja) 不揮発性半導体メモリ装置
JP2011522347A5 (https=)
KR101783933B1 (ko) 메모리 셀 및 이를 이용한 메모리 장치
US8537630B2 (en) Memory program discharge circuit of bit lines with multiple discharge paths
US5521868A (en) NOR-type non-volatile memory using tunnel current and having selective re-write
US7050335B2 (en) Flash memory comprising means for checking and refreshing memory cells in the erased state
JP4392404B2 (ja) 仮想接地型不揮発性半導体記憶装置
US10878919B2 (en) Device and method for initializing channel in nonvolatile memory device
US20070177423A1 (en) Flash memory device having bit lines decoded in irregular sequence
JP2021518627A5 (https=)