JPS6336686Y2 - - Google Patents
Info
- Publication number
- JPS6336686Y2 JPS6336686Y2 JP1982062579U JP6257982U JPS6336686Y2 JP S6336686 Y2 JPS6336686 Y2 JP S6336686Y2 JP 1982062579 U JP1982062579 U JP 1982062579U JP 6257982 U JP6257982 U JP 6257982U JP S6336686 Y2 JPS6336686 Y2 JP S6336686Y2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- semiconductor device
- terminal
- terminal chip
- stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 19
- 239000000758 substrate Substances 0.000 claims description 13
- 239000004020 conductor Substances 0.000 claims description 3
- 239000000463 material Substances 0.000 claims description 2
- 239000002184 metal Substances 0.000 claims 1
- 238000005513 bias potential Methods 0.000 description 10
- 239000000919 ceramic Substances 0.000 description 10
- 229910001020 Au alloy Inorganic materials 0.000 description 7
- 239000003353 gold alloy Substances 0.000 description 7
- 238000003780 insertion Methods 0.000 description 7
- 230000037431 insertion Effects 0.000 description 7
- 239000000853 adhesive Substances 0.000 description 6
- 230000001070 adhesive effect Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000002844 melting Methods 0.000 description 2
- 230000015654 memory Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 206010040844 Skin exfoliation Diseases 0.000 description 1
- OFLYIWITHZJFLS-UHFFFAOYSA-N [Si].[Au] Chemical compound [Si].[Au] OFLYIWITHZJFLS-UHFFFAOYSA-N 0.000 description 1
- DMFGNRRURHSENX-UHFFFAOYSA-N beryllium copper Chemical compound [Be].[Cu] DMFGNRRURHSENX-UHFFFAOYSA-N 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000004927 fusion Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
Landscapes
- Die Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1982062579U JPS58164240U (ja) | 1982-04-28 | 1982-04-28 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1982062579U JPS58164240U (ja) | 1982-04-28 | 1982-04-28 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58164240U JPS58164240U (ja) | 1983-11-01 |
| JPS6336686Y2 true JPS6336686Y2 (enrdf_load_stackoverflow) | 1988-09-28 |
Family
ID=30072727
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1982062579U Granted JPS58164240U (ja) | 1982-04-28 | 1982-04-28 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58164240U (enrdf_load_stackoverflow) |
-
1982
- 1982-04-28 JP JP1982062579U patent/JPS58164240U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58164240U (ja) | 1983-11-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3499202B2 (ja) | 半導体装置の製造方法 | |
| US7008824B2 (en) | Method of fabricating mounted multiple semiconductor dies in a package | |
| US6297547B1 (en) | Mounting multiple semiconductor dies in a package | |
| US5637828A (en) | High density semiconductor package | |
| JP2641869B2 (ja) | 半導体装置の製造方法 | |
| US20030000082A1 (en) | IC package with dual heat spreaders | |
| US6916682B2 (en) | Semiconductor package device for use with multiple integrated circuits in a stacked configuration and method of formation and testing | |
| JP2001015679A (ja) | 半導体装置及びその製造方法 | |
| US6987313B2 (en) | Semiconductor device | |
| JPH09186267A (ja) | Ｂｇａ半導体パッケージ | |
| JPS6336686Y2 (enrdf_load_stackoverflow) | ||
| JPH0563138A (ja) | 半導体集積回路装置 | |
| KR20010017143A (ko) | 캐리어 테이프를 이용한 적층형 플립 칩 패키지 | |
| JPH11260850A (ja) | 半導体装置およびその製造方法 | |
| JP3275787B2 (ja) | 樹脂封止型半導体装置およびその製造方法 | |
| JP2003318362A (ja) | 樹脂封止形半導体装置 | |
| JP2737332B2 (ja) | 集積回路装置 | |
| JPH04139737A (ja) | 半導体チップの実装方法 | |
| JPH10303227A (ja) | 半導体パッケージ及びその製造方法 | |
| KR100352115B1 (ko) | 반도체패키지 | |
| JPH11135669A (ja) | Ｃｓｐ型半導体装置 | |
| JPH07142631A (ja) | 半導体装置およびその製造方法 | |
| JPS60262434A (ja) | 半導体装置 | |
| JPH041737Y2 (enrdf_load_stackoverflow) | ||
| JPS635253Y2 (enrdf_load_stackoverflow) |