JPS58164240U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS58164240U
JPS58164240U JP1982062579U JP6257982U JPS58164240U JP S58164240 U JPS58164240 U JP S58164240U JP 1982062579 U JP1982062579 U JP 1982062579U JP 6257982 U JP6257982 U JP 6257982U JP S58164240 U JPS58164240 U JP S58164240U
Authority
JP
Japan
Prior art keywords
chip
semiconductor device
hermetically sealed
semiconductor equipment
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1982062579U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6336686Y2 (enrdf_load_stackoverflow
Inventor
正孝 水越
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP1982062579U priority Critical patent/JPS58164240U/ja
Publication of JPS58164240U publication Critical patent/JPS58164240U/ja
Application granted granted Critical
Publication of JPS6336686Y2 publication Critical patent/JPS6336686Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device

Landscapes

  • Die Bonding (AREA)
JP1982062579U 1982-04-28 1982-04-28 半導体装置 Granted JPS58164240U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1982062579U JPS58164240U (ja) 1982-04-28 1982-04-28 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1982062579U JPS58164240U (ja) 1982-04-28 1982-04-28 半導体装置

Publications (2)

Publication Number Publication Date
JPS58164240U true JPS58164240U (ja) 1983-11-01
JPS6336686Y2 JPS6336686Y2 (enrdf_load_stackoverflow) 1988-09-28

Family

ID=30072727

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1982062579U Granted JPS58164240U (ja) 1982-04-28 1982-04-28 半導体装置

Country Status (1)

Country Link
JP (1) JPS58164240U (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6336686Y2 (enrdf_load_stackoverflow) 1988-09-28

Similar Documents

Publication Publication Date Title
JPS58164240U (ja) 半導体装置
JPH0396243A (ja) 半導体集積回路装置
JPS59177949U (ja) 半導体装置
JPS6032769Y2 (ja) 半導体素子
JPS58109254U (ja) フエ−スダウン接続形チツプ用チツプキヤリヤ−
JPS58182438U (ja) 半導体装置
JPS58166041U (ja) 半導体装置
JPS5881940U (ja) 半導体素子の取付構造
JPS60931U (ja) 半導体装置
JPS5899841U (ja) 半導体装置
JPS60141148U (ja) 半導体装置
JPS60144252U (ja) 半導体装置
JPS60179037U (ja) 半導体集積回路
JPS6134747U (ja) 小形気密端子
JPS61240U (ja) 半導体装置
JPS6122362U (ja) 混成集積回路
JPS6033456U (ja) 半導体装置
JPS6122380U (ja) 混成集積回路基板
JPS5916138U (ja) 半導体装置
JPS6142839U (ja) 集積回路パツケ−ジ
JPS5929051U (ja) 半導体装置
JPS5933255U (ja) 半導体装置
JPS63140625U (enrdf_load_stackoverflow)
JPS5887339U (ja) 半導体装置
JPS59152746U (ja) パワ−トランジスタの素子構造