JPS60931U - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS60931U JPS60931U JP9218083U JP9218083U JPS60931U JP S60931 U JPS60931 U JP S60931U JP 9218083 U JP9218083 U JP 9218083U JP 9218083 U JP9218083 U JP 9218083U JP S60931 U JPS60931 U JP S60931U
- Authority
- JP
- Japan
- Prior art keywords
- conductive plate
- main surface
- recess
- convex portion
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Wire Bonding (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
第1図は従来のサーデイプパッケージを示す断面図、第
2図は基板部の電極を取り出した従来のサーディツプパ
ッケージを示す断面図、第3図は本考案の一実施例を示
す断面図である。 1・・・・・・セラミック基台、2・・・・・・半導体
チップ、3・・・・・・リード、8・・・・・・合金板
、9・・・・・・ワイヤ。
2図は基板部の電極を取り出した従来のサーディツプパ
ッケージを示す断面図、第3図は本考案の一実施例を示
す断面図である。 1・・・・・・セラミック基台、2・・・・・・半導体
チップ、3・・・・・・リード、8・・・・・・合金板
、9・・・・・・ワイヤ。
Claims (1)
- 凹部を有するセラミック基台と、前記凹部の底面に配置
された導電板と、この導電板の周縁部に一体に設けられ
た凸部と、前記導電板上に一主面が電気的に接続される
ようにマウントされた半導体チップとを備え、前記凸部
の上面と前記半導体チップの他主面の高さがほぼ等しく
、かつ前記他主面及び凸部の上面からワイヤボンディン
グにより電極が取り出されることを特徴とする半導体装
置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9218083U JPS60931U (ja) | 1983-06-17 | 1983-06-17 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9218083U JPS60931U (ja) | 1983-06-17 | 1983-06-17 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS60931U true JPS60931U (ja) | 1985-01-07 |
Family
ID=30222325
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9218083U Pending JPS60931U (ja) | 1983-06-17 | 1983-06-17 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60931U (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02297362A (ja) * | 1989-05-11 | 1990-12-07 | Asahi Chem Ind Co Ltd | 発熱性保温袋 |
-
1983
- 1983-06-17 JP JP9218083U patent/JPS60931U/ja active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02297362A (ja) * | 1989-05-11 | 1990-12-07 | Asahi Chem Ind Co Ltd | 発熱性保温袋 |
JPH0556911B2 (ja) * | 1989-05-11 | 1993-08-20 | Asahi Chemical Ind |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60931U (ja) | 半導体装置 | |
JPS59115653U (ja) | 絶縁物封止半導体装置 | |
JPS58166041U (ja) | 半導体装置 | |
JPS58111958U (ja) | 半導体装置のリ−ドフレ−ム | |
JPS592146U (ja) | 電子部品パツケ−ジ | |
JPS5989551U (ja) | 半導体集積回路装置 | |
JPS59177949U (ja) | 半導体装置 | |
JPS5933254U (ja) | 半導体装置 | |
JPS58109254U (ja) | フエ−スダウン接続形チツプ用チツプキヤリヤ− | |
JPS63187330U (ja) | ||
JPS6142847U (ja) | 半導体装置用パツケ−ジ | |
JPS60106375U (ja) | 外部リ−ド端子の取付構造 | |
JPS59132641U (ja) | 半導体装置用基板 | |
JPS5996852U (ja) | 半導体装置用パツケ−ジ | |
JPS6094836U (ja) | 半導体装置 | |
JPS6142839U (ja) | 集積回路パツケ−ジ | |
JPS6037240U (ja) | 混成集積回路 | |
JPS60125754U (ja) | 半導体装置 | |
JPS58153449U (ja) | 絶縁形半導体装置 | |
JPS59125833U (ja) | 半導体装置 | |
JPS58118769U (ja) | 印刷配線板 | |
JPS5822741U (ja) | 半導体パツケ−ジ | |
JPS5837152U (ja) | 半導体装置 | |
JPS6037241U (ja) | 電子機器 | |
JPS6120050U (ja) | 集積回路用セラミツクパツケ−ジ |