JPS6037240U - 混成集積回路 - Google Patents

混成集積回路

Info

Publication number
JPS6037240U
JPS6037240U JP1983128083U JP12808383U JPS6037240U JP S6037240 U JPS6037240 U JP S6037240U JP 1983128083 U JP1983128083 U JP 1983128083U JP 12808383 U JP12808383 U JP 12808383U JP S6037240 U JPS6037240 U JP S6037240U
Authority
JP
Japan
Prior art keywords
integrated circuit
hybrid integrated
metal layer
lower surfaces
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1983128083U
Other languages
English (en)
Inventor
鳥羽 進
Original Assignee
富士電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 富士電機株式会社 filed Critical 富士電機株式会社
Priority to JP1983128083U priority Critical patent/JPS6037240U/ja
Publication of JPS6037240U publication Critical patent/JPS6037240U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は従来の混成集積回路の一例の部分断面図、第2
図は別の従来例の部分断面図、第3図は本考案の一実施
例の部分断面図、第4図は第3図に用いられるセラミッ
クブロックの素材の斜視図である。 1・・・絶縁基板、2・・・導体層、3・・・はんだ、
5・・・半導体チップ、6・・・アルミニウム線、7・
・・セラミックブロック、10. 11. 12・・・
金属層。

Claims (1)

    【実用新案登録請求の範囲】
  1. 上下両面および該両面に垂直な面の少なくとも上下両面
    を連絡する一部に金属層が被着されたセラミックブロッ
    クが下面の金属層により基板上の回路導体に固着され、
    上面の金属層にボンディングされる導線により前記基板
    上に固着された半導体チップの上面電極と接続されたこ
    とを特徴とする混成集積回路。
JP1983128083U 1983-08-19 1983-08-19 混成集積回路 Pending JPS6037240U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1983128083U JPS6037240U (ja) 1983-08-19 1983-08-19 混成集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1983128083U JPS6037240U (ja) 1983-08-19 1983-08-19 混成集積回路

Publications (1)

Publication Number Publication Date
JPS6037240U true JPS6037240U (ja) 1985-03-14

Family

ID=30290680

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1983128083U Pending JPS6037240U (ja) 1983-08-19 1983-08-19 混成集積回路

Country Status (1)

Country Link
JP (1) JPS6037240U (ja)

Similar Documents

Publication Publication Date Title
JPS6037240U (ja) 混成集積回路
JPS58120662U (ja) チツプキヤリヤ−
JPS60174244U (ja) 混成集積回路
JPS58109254U (ja) フエ−スダウン接続形チツプ用チツプキヤリヤ−
JPS60106375U (ja) 外部リ−ド端子の取付構造
JPS60931U (ja) 半導体装置
JPS5822741U (ja) 半導体パツケ−ジ
JPS6142861U (ja) 半導体装置
JPS5998692U (ja) 混成集積回路装置
JPS59131158U (ja) チツプキヤリヤ−
JPS6146769U (ja) 電子回路形成チツプ搭載装置
JPS59121849U (ja) 混成集積回路装置
JPS5842940U (ja) 混成集積回路装置
JPS609226U (ja) 半導体の実装用パツケ−ジ
JPS59125833U (ja) 半導体装置
JPS59158393U (ja) 混成集積回路
JPS6094836U (ja) 半導体装置
JPS6037241U (ja) 電子機器
JPS58184840U (ja) 半導体装置
JPS6033441U (ja) 半導体装置
JPS58159741U (ja) 半導体装置
JPS6078139U (ja) 混成集積回路装置
JPS60167347U (ja) 半導体装置
JPS5899841U (ja) 半導体装置
JPS58118769U (ja) 印刷配線板