JPH0396243A - 半導体集積回路装置 - Google Patents

半導体集積回路装置

Info

Publication number
JPH0396243A
JPH0396243A JP1233322A JP23332289A JPH0396243A JP H0396243 A JPH0396243 A JP H0396243A JP 1233322 A JP1233322 A JP 1233322A JP 23332289 A JP23332289 A JP 23332289A JP H0396243 A JPH0396243 A JP H0396243A
Authority
JP
Japan
Prior art keywords
bonding pad
pad
integrated circuit
semiconductor integrated
signal line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1233322A
Other languages
English (en)
Inventor
Takashi Sakuta
孝 作田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP1233322A priority Critical patent/JPH0396243A/ja
Publication of JPH0396243A publication Critical patent/JPH0396243A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165—Reinforcing structures
    • H01L2224/02166—Collar structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H01L2224/05558—Shape in side view conformal layer on a patterned surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4807—Shape of bonding interfaces, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4845—Details of ball bonds
    • H01L2224/48451—Shape
    • H01L2224/48453—Shape of the interface with the bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 ［産業上の利用分野コ 従来の半導体集積回路装置においては、第４図および第
５図に示すようにボンディングパッドの外部信号と接触
する範囲の表面は平担であった。
［課題を解決するための手段］ 前記問題点を解決するために、本発明の半導体集積回路
装置は外部信号線と接触する範囲のボンディングパッド
表面上に段差部を設けたことを特徴とする。
［発明が解決しようとする課題コ ［作用］ 前記のように構成された半導体集積回路装置においては
、外部信号線とボンディングパッドが段差部においても
接触しているために同一範囲でより広い接触面積を得る
ことができ、そのために外部信号線とボンディングパッ
ドとの接触抵抗を小さくしかつ接着強度を大きくするこ
とができる。
信号線を圧着させた場合のＡ−Ａ’における断面図であ
る。第４図は従来のボンディングパッドのパターン例を
示す。第５図は第４図のＡ−Ａ’におげる断画図である
。第３図と第５図とを比較して明らかなように、第３図
では外部信号線とボンディングパッドとの接触面積が増
えている。
［実施例］ 以下に本発明の実施例を図面に基づいて説明する。
第１図には本発明に係わる半導体集積回路装置を構成す
．るために使用するボンディングパッド構造の平面図の
一例を示す。ボンディングパッド１の下層には多結晶シ
リコン２が敷かれその多結晶シリコン２にはホール３が
存在する。
第２図は第１図のＡ−Ａ’における断面図である。ボン
ディングパッド１には下層に敷かれた多結晶シリコン２
とそのホール３の形状の影噛による段差部１０が生じて
いる。
第３図は第１図のボンディングパッド１に外部［発明の
効果］ 以上記したように本発明によれば、ボンディングパッド
の表面に段差部を設けたという簡単な構造により外部信
号線とボンディングパッドの接触面積を同一範囲でより
大きくすることができ、そのために外部信号とボンディ
ングパッドとの接触抵抗を小さくできかつ接着強度を大
きくすることができる。この効果によりボンディングパ
ッドの面積を従来の面積より小さくすることが可能にな
り、同一チップサイズで比較するとより多くのボンディ
ングパッドを持たせられる。なお、本発明の場合、多結
晶シリコンの形状を利用してボンディングパクドの表面
上に段差部を設ける例を示したが、ボンディングパッド
の下層に位置しボンディングパッドの表面上に段差部を
生じさせる物質であれば何を利用しても良いことはもち
ろんである。またエッチング工程を利用してボンディン
グパッド表面に直接段差をつげる方法ｋども考えられる
。
【図面の簡単な説明】
第１図は本発明に係わるボンディングパッドの一例を示
す図。 第２図は第１図Ａ−Ａ’における断面図。 第３図は外部信号線を圧着した場合の第１図西Ａ／にお
ける断面図。 第４図は従来のボンディングパッドを示す図。 第５図は第４図Ｂ−Ｂ’における断面図。 １・・・・・・・・・ボンディングパッド２・・・・・
・・・・多結晶シリコン ３・・・・・・・・−多結晶シリコンのホール４・・・
・・・・・・半導体基盤 ５・−●・・・・・・パッシベーシ．ン膜６・・・・・
・・・・ボンディングパッド開口部７・・・・・・・・
・層間絶縁膜 ８・・・・・・・・・外部信号線 ９・・・・・・・・・外部信号線圧着部以上 出１ｔ人　セイコーエプソン株式会社

Claims (1)

    【特許請求の範囲】
  1. 半導体集積回路装置において外部へ信号を引き出すある
    いは外部から信号を引き入れるためのリード接続用電極
    部（以下ボンディングパッドという）が外部信号線と接
    触する範囲のボンディングパッド表面上に段差部を設け
    たことを特徴とする半導体集積回路装置。
JP1233322A 1989-09-08 1989-09-08 半導体集積回路装置 Pending JPH0396243A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1233322A JPH0396243A (ja) 1989-09-08 1989-09-08 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1233322A JPH0396243A (ja) 1989-09-08 1989-09-08 半導体集積回路装置

Publications (1)

Publication Number Publication Date
JPH0396243A true JPH0396243A (ja) 1991-04-22

Family

ID=16953325

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1233322A Pending JPH0396243A (ja) 1989-09-08 1989-09-08 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPH0396243A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5539243A (en) * 1993-08-03 1996-07-23 Nec Corporation Semiconductor device having spaces and having reduced parasitic capacitance
EP1661819A1 (en) 2004-11-30 2006-05-31 ORION ELECTRIC CO., Ltd. Package for electric apparatus
US9202794B2 (en) 2012-04-19 2015-12-01 Samsung Electronics Co., Ltd. Pad structure of a semiconductor device, method of manufacturing the pad structure and semiconductor package including the pad structure

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5539243A (en) * 1993-08-03 1996-07-23 Nec Corporation Semiconductor device having spaces and having reduced parasitic capacitance
EP1661819A1 (en) 2004-11-30 2006-05-31 ORION ELECTRIC CO., Ltd. Package for electric apparatus
US9202794B2 (en) 2012-04-19 2015-12-01 Samsung Electronics Co., Ltd. Pad structure of a semiconductor device, method of manufacturing the pad structure and semiconductor package including the pad structure
US9570411B2 (en) 2012-04-19 2017-02-14 Samsung Electronics Co., Ltd. Pad structure of a semiconductor device, method of manufacturing the pad structure and semiconductor package including the pad structure

Similar Documents

Publication Publication Date Title
US5686762A (en) Semiconductor device with improved bond pads
JPH0396243A (ja) 半導体集積回路装置
US6424049B1 (en) Semiconductor device having chip-on-chip structure and semiconductor chip used therefor
US3763550A (en) Geometry for a pnp silicon transistor with overlay contacts
US6353266B1 (en) Semiconductor device having improved pad coupled to wiring on semiconductor substrate
JP2982182B2 (ja) 樹脂封止型半導体装置
JP2001110981A (ja) 半導体装置及びその製造方法
JP3274533B2 (ja) 半導体素子
JP3174238B2 (ja) 半導体装置およびその製造方法
US6744140B1 (en) Semiconductor chip and method of producing the same
JPH0582586A (ja) 半導体装置及びその製造方法
JP3152207B2 (ja) 半導体装置
JPH0945724A (ja) 半導体装置
JPS6041728Y2 (ja) 半導体装置
JP2773762B2 (ja) 半導体装置の製造方法
KR200198274Y1 (ko) 반도체장치의범프
JPS6236299Y2 (ja)
JP2743524B2 (ja) 混成集積回路装置
JPH039541A (ja) 半導体装置の製造方法
JPS63276237A (ja) 基板へのｉｃボンディング方法
JPS62298143A (ja) 半導体装置
JPS6457656U (ja)
JPH01111356A (ja) バンプ電極
JPS6375069U (ja)
JPH0714657U (ja) 半導体装置