JPS6175947A - チャネル制御方法 - Google Patents

チャネル制御方法

Info

Publication number
JPS6175947A
JPS6175947A JP59198352A JP19835284A JPS6175947A JP S6175947 A JPS6175947 A JP S6175947A JP 59198352 A JP59198352 A JP 59198352A JP 19835284 A JP19835284 A JP 19835284A JP S6175947 A JPS6175947 A JP S6175947A
Authority
JP
Japan
Prior art keywords
channel
interrupt
control unit
time
chp16
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59198352A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0354374B2 (enExample
Inventor
Yoshifumi Ojiro
雄城　嘉史
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59198352A priority Critical patent/JPS6175947A/ja
Publication of JPS6175947A publication Critical patent/JPS6175947A/ja
Publication of JPH0354374B2 publication Critical patent/JPH0354374B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP59198352A 1984-09-21 1984-09-21 チャネル制御方法 Granted JPS6175947A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59198352A JPS6175947A (ja) 1984-09-21 1984-09-21 チャネル制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59198352A JPS6175947A (ja) 1984-09-21 1984-09-21 チャネル制御方法

Publications (2)

Publication Number Publication Date
JPS6175947A true JPS6175947A (ja) 1986-04-18
JPH0354374B2 JPH0354374B2 (enExample) 1991-08-20

Family

ID=16389678

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59198352A Granted JPS6175947A (ja) 1984-09-21 1984-09-21 チャネル制御方法

Country Status (1)

Country Link
JP (1) JPS6175947A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62256154A (ja) * 1986-04-30 1987-11-07 Fujitsu Ltd チヤネル・パス制御方式
JPS6326749A (ja) * 1986-07-18 1988-02-04 Fujitsu Ltd 入出力制御装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58223849A (ja) * 1982-06-23 1983-12-26 Nec Corp アドレスアクセス検出回路

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58223849A (ja) * 1982-06-23 1983-12-26 Nec Corp アドレスアクセス検出回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62256154A (ja) * 1986-04-30 1987-11-07 Fujitsu Ltd チヤネル・パス制御方式
JPS6326749A (ja) * 1986-07-18 1988-02-04 Fujitsu Ltd 入出力制御装置

Also Published As

Publication number Publication date
JPH0354374B2 (enExample) 1991-08-20

Similar Documents

Publication Publication Date Title
US4615019A (en) Data processing system with interrupt facilities
JPH04211855A (ja) データ処理システムにおける通信バス制御装置およびバス制御方法
JPS6175947A (ja) チャネル制御方法
JP2837698B2 (ja) ダイレクト・メモリ・アクセス制御装置
JPS5932809B2 (ja) Ｄｍａチヤネルのバス使用権制御方法
JP2765267B2 (ja) ダイレクトメモリアクセス転送制御装置
JPS5837577B2 (ja) コモンバスホウシキオサイヨウシタデンシケイサンキ
JP2591211B2 (ja) 高速割込み処理装置
KR910005757Y1 (ko) 멀티 프로세서에 있어서 핸드 세이킹 회로
JPH01243158A (ja) 情報処理装置
JPS63153635A (ja) デ−タ転送速度指定方式
JPS5935049B2 (ja) バス制御方式
JPH0683640A (ja) 割込応答処理方式
JPH01154234A (ja) 割込み制御装置
JPH03167633A (ja) 割り込みプログラム管理方法
JPH04169953A (ja) コンピュータシステム
JPH0380359A (ja) プロセッサ間通信方式
JPH01184569A (ja) データ伝送装置
JPS634220B2 (enExample)
JPS63132368A (ja) マルチプロセサの割込み方式
JPH0432952A (ja) 割込み制御装置
JPS63168738A (ja) 論理回路シミユレ−シヨン装置
JPH0367357A (ja) マルチｃｐｕシステム
JPS62198935A (ja) 計算機システム
JPS6249462A (ja) デ−タ通信回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees