JPS61201497A - 内層パタ−ン部が露出するプリント基板の製造法 - Google Patents

内層パタ−ン部が露出するプリント基板の製造法

Info

Publication number
JPS61201497A
JPS61201497A JP60043482A JP4348285A JPS61201497A JP S61201497 A JPS61201497 A JP S61201497A JP 60043482 A JP60043482 A JP 60043482A JP 4348285 A JP4348285 A JP 4348285A JP S61201497 A JPS61201497 A JP S61201497A
Authority
JP
Japan
Prior art keywords
layer pattern
inner layer
copper
pattern portion
printed circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60043482A
Other languages
English (en)
Japanese (ja)
Other versions
JPH029471B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
北城 義弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JTEKT Column Systems Corp
Original Assignee
Fuji Kiko Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Kiko Co Ltd filed Critical Fuji Kiko Co Ltd
Priority to JP60043482A priority Critical patent/JPS61201497A/ja
Publication of JPS61201497A publication Critical patent/JPS61201497A/ja
Publication of JPH029471B2 publication Critical patent/JPH029471B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern

Landscapes

  • Electroplating Methods And Accessories (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
JP60043482A 1985-03-04 1985-03-04 内層パタ−ン部が露出するプリント基板の製造法 Granted JPS61201497A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60043482A JPS61201497A (ja) 1985-03-04 1985-03-04 内層パタ−ン部が露出するプリント基板の製造法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60043482A JPS61201497A (ja) 1985-03-04 1985-03-04 内層パタ−ン部が露出するプリント基板の製造法

Publications (2)

Publication Number Publication Date
JPS61201497A true JPS61201497A (ja) 1986-09-06
JPH029471B2 JPH029471B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-03-02

Family

ID=12664941

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60043482A Granted JPS61201497A (ja) 1985-03-04 1985-03-04 内層パタ−ン部が露出するプリント基板の製造法

Country Status (1)

Country Link
JP (1) JPS61201497A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPH029471B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-03-02

Similar Documents

Publication Publication Date Title
JPS61201497A (ja) 内層パタ−ン部が露出するプリント基板の製造法
JPS61212097A (ja) 内層パタ−ン部が露出するプリント基板の製造法
JPS58132988A (ja) 印刷配線板の製造方法
JPH03245593A (ja) プリント配線板の製造方法
JPS5816594A (ja) プリント配線板の製造法
JP3130707B2 (ja) プリント基板およびその製造方法
JPS60149195A (ja) プリント配線基板の製造方法
JPS61264783A (ja) プリント配線板とその製造方法
JPS613494A (ja) プリント板製造方法
JPH02105596A (ja) 印刷配線板の製造方法
JPS6170790A (ja) プリント回路板の製造方法
JPH05235200A (ja) 電子部品搭載用基板
JP2007250698A (ja) メタルコアプリント配線板の製造方法
JPS592400B2 (ja) プリント板の製造方法
JPS6167289A (ja) プリント配線板の製造方法
JPS6295893A (ja) プリント板の製造方法
JPS62211986A (ja) プリント配線板の製造方法
JPS6115393A (ja) プリント配線板の製造方法
JPH05327189A (ja) プリント配線基板の製造方法
JPS63133697A (ja) プリント配線基板の製造方法
JP2002344133A (ja) 両面可撓性回路基板の製造法
JPS6242493A (ja) プリント配線板の製造方法
JPS60214592A (ja) プリント基板の製造方法
JPS61264782A (ja) プリント配線板とその製造方法
JP2001015890A (ja) 可撓性回路基板の配線パタ−ン形成法