JPS5853079A - Stoスタツク制御方式 - Google Patents

Stoスタツク制御方式

Info

Publication number
JPS5853079A
JPS5853079A JP56152514A JP15251481A JPS5853079A JP S5853079 A JPS5853079 A JP S5853079A JP 56152514 A JP56152514 A JP 56152514A JP 15251481 A JP15251481 A JP 15251481A JP S5853079 A JPS5853079 A JP S5853079A
Authority
JP
Japan
Prior art keywords
sto
stack
contents
control
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56152514A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6214863B2 (enExample
Inventor
Masayuki Oya
大屋 昌之
Masaaki Inao
稲生 正章
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56152514A priority Critical patent/JPS5853079A/ja
Priority to AU88540/82A priority patent/AU534594B2/en
Priority to EP82305011A priority patent/EP0076097B1/en
Priority to CA000412068A priority patent/CA1193028A/en
Priority to DE8282305011T priority patent/DE3279574D1/de
Priority to ES515938A priority patent/ES515938A0/es
Priority to BR8205606A priority patent/BR8205606A/pt
Priority to KR8204331A priority patent/KR860002029B1/ko
Priority to US06/423,715 priority patent/US4490787A/en
Publication of JPS5853079A publication Critical patent/JPS5853079A/ja
Publication of JPS6214863B2 publication Critical patent/JPS6214863B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation
    • G06F12/1027Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Storage Device Security (AREA)
JP56152514A 1981-09-25 1981-09-25 Stoスタツク制御方式 Granted JPS5853079A (ja)

Priority Applications (9)

Application Number Priority Date Filing Date Title
JP56152514A JPS5853079A (ja) 1981-09-25 1981-09-25 Stoスタツク制御方式
AU88540/82A AU534594B2 (en) 1981-09-25 1982-09-20 Sto stack control system
EP82305011A EP0076097B1 (en) 1981-09-25 1982-09-23 S.t.o. stack control system
CA000412068A CA1193028A (en) 1981-09-25 1982-09-23 Sto stack control system for multi-virtual memory in a data processing system
DE8282305011T DE3279574D1 (en) 1981-09-25 1982-09-23 S.t.o. stack control system
ES515938A ES515938A0 (es) 1981-09-25 1982-09-24 "una disposicion de control de apilamiento de direccion de origen de tabla de segmentos, aplicable al tratamiento de datos".
BR8205606A BR8205606A (pt) 1981-09-25 1982-09-24 Sistema de controle de pilha sto
KR8204331A KR860002029B1 (ko) 1981-09-25 1982-09-25 시그먼트 테이블원점 어드레스(sto)스택 제어시스템
US06/423,715 US4490787A (en) 1981-09-25 1982-09-27 STO Stack control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56152514A JPS5853079A (ja) 1981-09-25 1981-09-25 Stoスタツク制御方式

Publications (2)

Publication Number Publication Date
JPS5853079A true JPS5853079A (ja) 1983-03-29
JPS6214863B2 JPS6214863B2 (enExample) 1987-04-04

Family

ID=15542106

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56152514A Granted JPS5853079A (ja) 1981-09-25 1981-09-25 Stoスタツク制御方式

Country Status (9)

Country Link
US (1) US4490787A (enExample)
EP (1) EP0076097B1 (enExample)
JP (1) JPS5853079A (enExample)
KR (1) KR860002029B1 (enExample)
AU (1) AU534594B2 (enExample)
BR (1) BR8205606A (enExample)
CA (1) CA1193028A (enExample)
DE (1) DE3279574D1 (enExample)
ES (1) ES515938A0 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63195569U (enExample) * 1987-03-06 1988-12-15

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS593642A (ja) 1982-06-30 1984-01-10 Fujitsu Ltd 制御レジスタ処理方式
USRE37305E1 (en) * 1982-12-30 2001-07-31 International Business Machines Corporation Virtual memory address translation mechanism with controlled data persistence
US5023773A (en) * 1988-02-10 1991-06-11 International Business Machines Corporation Authorization for selective program access to data in multiple address spaces
US4945480A (en) * 1988-02-10 1990-07-31 International Business Machines Corporation Data domain switching on program address space switching and return
EP0464333A3 (en) * 1990-07-03 1992-07-29 International Business Machines Corporation Virtual memory

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3781808A (en) * 1972-10-17 1973-12-25 Ibm Virtual memory system
JPS51115737A (en) * 1975-03-24 1976-10-12 Hitachi Ltd Adress conversion versus control system
US4136385A (en) * 1977-03-24 1979-01-23 International Business Machines Corporation Synonym control means for multiple virtual storage systems
JPS54111726A (en) * 1978-02-22 1979-09-01 Hitachi Ltd Control unit for multiplex virtual memory
US4430705A (en) * 1980-05-23 1984-02-07 International Business Machines Corp. Authorization mechanism for establishing addressability to information in another address space

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63195569U (enExample) * 1987-03-06 1988-12-15

Also Published As

Publication number Publication date
EP0076097B1 (en) 1989-03-22
ES8306912A1 (es) 1983-06-01
KR840001732A (ko) 1984-05-16
CA1193028A (en) 1985-09-03
BR8205606A (pt) 1983-08-30
AU8854082A (en) 1983-03-31
EP0076097A3 (en) 1985-03-20
EP0076097A2 (en) 1983-04-06
JPS6214863B2 (enExample) 1987-04-04
ES515938A0 (es) 1983-06-01
KR860002029B1 (ko) 1986-11-15
US4490787A (en) 1984-12-25
DE3279574D1 (en) 1989-04-27
AU534594B2 (en) 1984-02-09

Similar Documents

Publication Publication Date Title
JPS58102381A (ja) バツフアメモリ
US4999770A (en) Command controlled multi-storage space protection key pretesting system permitting access regardless of test result if selected key is predetermined value
US3699528A (en) Address manipulation circuitry for a digital computer
KR860002029B1 (ko) 시그먼트 테이블원점 어드레스(sto)스택 제어시스템
CN119537261A (zh) 具有带标记和未标记地址指针的数据处理系统以及用于存取数据处理系统中的位置的方法
JP3169596B2 (ja) データベース管理装置
JPH11120044A (ja) データ処理装置、データ処理方法、データ処理システム及び記録媒体
JPH0728700A (ja) 記憶装置
JPH04195563A (ja) メモリシステムの制御装置
JPS62143148A (ja) 記憶管理システム
JPS61105636A (ja) 印字装置
JPS6035694B2 (ja) 主記憶保護方式
JPH01102662A (ja) 記憶装置
JPS6013497B2 (ja) キャッシュメモリの診断方法
US20080005449A1 (en) Generalized flash memory and method thereof
JPS63269242A (ja) アドレス変換方式
JPS60173798A (ja) 読み出し専用メモリのテ−ブル変更方式
JPH05128006A (ja) 仮想計算機システム
JPS60221823A (ja) デ−タ蓄積制御方式
JPS63259746A (ja) バンクメモリ間のデ−タ転送方式
JPS58224492A (ja) 仮想記憶制御方式
JPS62219045A (ja) Lru制御回路
JPH08123712A (ja) ファイル管理システム
JPS58125287A (ja) 高速緩衝記憶装置
JPS6256547B2 (enExample)