JPS56108243A - Semiconductor integrated circuit device - Google Patents

Semiconductor integrated circuit device

Info

Publication number
JPS56108243A
JPS56108243A JP1035980A JP1035980A JPS56108243A JP S56108243 A JPS56108243 A JP S56108243A JP 1035980 A JP1035980 A JP 1035980A JP 1035980 A JP1035980 A JP 1035980A JP S56108243 A JPS56108243 A JP S56108243A
Authority
JP
Japan
Prior art keywords
layer
polycrystalline
diffused layer
input
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1035980A
Other languages
English (en)
Other versions
JPH0324056B2 (ja
Inventor
Toru Tsujiide
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP1035980A priority Critical patent/JPS56108243A/ja
Publication of JPS56108243A publication Critical patent/JPS56108243A/ja
Publication of JPH0324056B2 publication Critical patent/JPH0324056B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP1035980A 1980-01-31 1980-01-31 Semiconductor integrated circuit device Granted JPS56108243A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1035980A JPS56108243A (en) 1980-01-31 1980-01-31 Semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1035980A JPS56108243A (en) 1980-01-31 1980-01-31 Semiconductor integrated circuit device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP62007658A Division JPS63162A (ja) 1987-01-16 1987-01-16 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS56108243A true JPS56108243A (en) 1981-08-27
JPH0324056B2 JPH0324056B2 (ja) 1991-04-02

Family

ID=11747965

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1035980A Granted JPS56108243A (en) 1980-01-31 1980-01-31 Semiconductor integrated circuit device

Country Status (1)

Country Link
JP (1) JPS56108243A (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60160634A (ja) * 1984-01-31 1985-08-22 Fujitsu Ltd 半導体装置
JPS61159750A (ja) * 1984-12-31 1986-07-19 Sony Corp 半導体装置及びその製造方法
US4690792A (en) * 1985-05-10 1987-09-01 Mitsubishi Monsanto Chemical Company Biaxially drawn laminated films prepared by sequential stretching
JPS63268258A (ja) * 1987-04-24 1988-11-04 Nec Corp 半導体装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60160634A (ja) * 1984-01-31 1985-08-22 Fujitsu Ltd 半導体装置
JPS61159750A (ja) * 1984-12-31 1986-07-19 Sony Corp 半導体装置及びその製造方法
US4690792A (en) * 1985-05-10 1987-09-01 Mitsubishi Monsanto Chemical Company Biaxially drawn laminated films prepared by sequential stretching
JPS63268258A (ja) * 1987-04-24 1988-11-04 Nec Corp 半導体装置

Also Published As

Publication number Publication date
JPH0324056B2 (ja) 1991-04-02

Similar Documents

Publication Publication Date Title
DE3480247D1 (en) Monolithic integrated semiconductor circuit
JPS56100463A (en) Semiconductor memory device
JPS56108243A (en) Semiconductor integrated circuit device
JPS5756958A (en) Semiconductor device
JPS54109785A (en) Semiconductor device
JPS5670657A (en) Semiconductor memory device
JPS56115557A (en) Manufacture of semiconductor device
JPS54141585A (en) Semiconductor integrated circuit device
JPS648657A (en) Supplementary semiconductor integrated circuit device
JPS53112687A (en) Semiconductor device
JPS57202776A (en) Semiconductor device
JPS56100441A (en) Semiconductor ic device with protection element and manufacture thereof
JPS5721849A (en) Semiconductor integrated circuit
JPS5413279A (en) Manufacture for semiconductor integrated circuit device
JPS57202773A (en) Silicon integrated circuit device
JPS57180158A (en) Input protector for complementary mos integrated circuit
JPS56147446A (en) Semiconductor integrated circuit device
JPS5522885A (en) Insulation gate type field effect semiconductor device
JPS5325354A (en) Semiconductor device
JPS55111161A (en) Semiconductor device and manufacturing method thereof
JPS57139963A (en) Semiconductor device
JPS57133637A (en) Semiconductor integrated circuit device
JPS52146568A (en) Production of silicon gate mos type semiconductor integrated circuit device
JPS57190333A (en) Semiconductor device
JPS5660052A (en) Semiconductor memory device