JPH10135372A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH10135372A
JPH10135372A JP8305635A JP30563596A JPH10135372A JP H10135372 A JPH10135372 A JP H10135372A JP 8305635 A JP8305635 A JP 8305635A JP 30563596 A JP30563596 A JP 30563596A JP H10135372 A JPH10135372 A JP H10135372A
Authority
JP
Japan
Prior art keywords
insulating substrate
connection
semiconductor device
electrode pad
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8305635A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10135372A5 (enExample
Inventor
Tadashi Inuzuka
忠志 犬塚
Toshiharu Ichikawa
俊治 市川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP8305635A priority Critical patent/JPH10135372A/ja
Publication of JPH10135372A publication Critical patent/JPH10135372A/ja
Publication of JPH10135372A5 publication Critical patent/JPH10135372A5/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors

Landscapes

  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP8305635A 1996-10-31 1996-10-31 半導体装置 Pending JPH10135372A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8305635A JPH10135372A (ja) 1996-10-31 1996-10-31 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8305635A JPH10135372A (ja) 1996-10-31 1996-10-31 半導体装置

Publications (2)

Publication Number Publication Date
JPH10135372A true JPH10135372A (ja) 1998-05-22
JPH10135372A5 JPH10135372A5 (enExample) 2004-10-21

Family

ID=17947512

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8305635A Pending JPH10135372A (ja) 1996-10-31 1996-10-31 半導体装置

Country Status (1)

Country Link
JP (1) JPH10135372A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007133617A (ja) * 2005-11-09 2007-05-31 Taisei Plas Co Ltd Icタグ及びその製造方法
JP2007266567A (ja) * 2006-03-29 2007-10-11 Hynix Semiconductor Inc 高速及び高性能の半導体パッケージ

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007133617A (ja) * 2005-11-09 2007-05-31 Taisei Plas Co Ltd Icタグ及びその製造方法
JP2007266567A (ja) * 2006-03-29 2007-10-11 Hynix Semiconductor Inc 高速及び高性能の半導体パッケージ

Similar Documents

Publication Publication Date Title
US5892271A (en) Semiconductor device
US5637828A (en) High density semiconductor package
JP3011233B2 (ja) 半導体パッケージ及びその半導体実装構造
JP3825181B2 (ja) 半導体装置の製造方法及び半導体装置
JP3480950B2 (ja) 半導体装置と半導体装置用フイルムキャリア
US5243497A (en) Chip on board assembly
KR0185607B1 (ko) 볼 그리드 어레이 타입의 반도체 장치
JPH10289932A (ja) キャリアフィルム及びそれを使用した集積回路装置
KR960005966A (ko) 반도체 장치와 그의 제조 및 실장방법
KR100658120B1 (ko) 필름 기판을 사용한 반도체 장치 제조 방법
JP2973646B2 (ja) ベアチップlsiの実装構造
JP2001177005A (ja) 半導体装置及びその製造方法
JPH10135372A (ja) 半導体装置
JPS6352461A (ja) 半導体装置
US5256903A (en) Plastic encapsulated semiconductor device
KR100246360B1 (ko) 마이크로 비지에이 패키지
JPH0677392A (ja) 半導体装置とその製造方法
KR100324633B1 (ko) 반도체장치
JPH11102991A (ja) 半導体素子搭載フレーム
JP2001358253A (ja) Bga型半導体装置
JPH10150065A (ja) チップサイズパッケージ
JP2505359Y2 (ja) 半導体搭載用基板
JP2000243871A (ja) 回路基板
JPH07122701A (ja) 半導体装置およびその製造方法ならびにpga用リードフレーム
KR940006578B1 (ko) 반도체 패케이지 및 그 제조방법

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050420

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050426

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050627

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20060214