JPH10125099A - フラッシュeepromの閾値電圧を検査および調整する方法とシステム - Google Patents

フラッシュeepromの閾値電圧を検査および調整する方法とシステム

Info

Publication number
JPH10125099A
JPH10125099A JP27614197A JP27614197A JPH10125099A JP H10125099 A JPH10125099 A JP H10125099A JP 27614197 A JP27614197 A JP 27614197A JP 27614197 A JP27614197 A JP 27614197A JP H10125099 A JPH10125099 A JP H10125099A
Authority
JP
Japan
Prior art keywords
cell
voltage
cells
threshold voltage
column
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP27614197A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10125099A5 (enExample
Inventor
Kemal T San
ティー.サン ケマル
Cetin Kaya
カヤ セティン
Freidoon Mehrad
メーラッド フレイドーン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JPH10125099A publication Critical patent/JPH10125099A/ja
Publication of JPH10125099A5 publication Critical patent/JPH10125099A5/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3404Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells
    • G11C16/3409Circuits or methods to recover overerased nonvolatile memory cells detected during erase verification, usually by means of a "soft" programming step
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/14Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G11C16/16Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3404Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436Arrangements for verifying correct programming or erasure
    • G11C16/344Arrangements for verifying correct erasure or for detecting overerased cells
    • G11C16/3445Circuits or methods to verify correct erasure of nonvolatile memory cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • G11C29/50004Marginal testing, e.g. race, voltage or current testing of threshold voltage
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/81Threshold
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5006Current

Landscapes

  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Tests Of Electronic Circuits (AREA)
JP27614197A 1996-10-08 1997-10-08 フラッシュeepromの閾値電圧を検査および調整する方法とシステム Pending JPH10125099A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US2797196P 1996-10-08 1996-10-08
US027971 1996-10-08

Publications (2)

Publication Number Publication Date
JPH10125099A true JPH10125099A (ja) 1998-05-15
JPH10125099A5 JPH10125099A5 (enExample) 2006-03-02

Family

ID=21840832

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27614197A Pending JPH10125099A (ja) 1996-10-08 1997-10-08 フラッシュeepromの閾値電圧を検査および調整する方法とシステム

Country Status (4)

Country Link
US (1) US5909397A (enExample)
EP (1) EP0836196B1 (enExample)
JP (1) JPH10125099A (enExample)
DE (1) DE69735918T2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100305032B1 (ko) * 1999-06-22 2001-11-01 윤종용 반도체 메모리 장치

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4229482B2 (ja) * 1997-10-24 2009-02-25 株式会社ルネサステクノロジ フラッシュメモリ内蔵マイクロコンピュータ
JP4138173B2 (ja) * 1999-08-26 2008-08-20 株式会社ルネサステクノロジ 不揮発性半導体記憶装置およびその消去方法
US6128219A (en) * 1999-10-27 2000-10-03 Stmicroelectronics, S.R.L. Nonvolatile memory test structure and nonvolatile memory reliability test method
US6684173B2 (en) * 2001-10-09 2004-01-27 Micron Technology, Inc. System and method of testing non-volatile memory cells
US7345918B2 (en) * 2005-08-31 2008-03-18 Micron Technology, Inc. Selective threshold voltage verification and compaction
US7986553B2 (en) * 2007-06-15 2011-07-26 Micron Technology, Inc. Programming of a solid state memory utilizing analog communication of bit patterns
US9711211B2 (en) 2015-10-29 2017-07-18 Sandisk Technologies Llc Dynamic threshold voltage compaction for non-volatile memory

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04222994A (ja) * 1990-12-26 1992-08-12 Mitsubishi Electric Corp 不揮発性半導体記憶装置
US5371706A (en) * 1992-08-20 1994-12-06 Texas Instruments Incorporated Circuit and method for sensing depletion of memory cells
US5428621A (en) * 1992-09-21 1995-06-27 Sundisk Corporation Latent defect handling in EEPROM devices
JPH06251593A (ja) * 1993-02-24 1994-09-09 Matsushita Electron Corp フラッシュメモリの消去あるいは書き込み制御方法
US5424991A (en) * 1993-04-01 1995-06-13 Cypress Semiconductor Corporation Floating gate nonvolatile memory with uniformly erased threshold voltage
US5335198A (en) * 1993-05-06 1994-08-02 Advanced Micro Devices, Inc. Flash EEPROM array with high endurance
US5521867A (en) * 1993-12-01 1996-05-28 Advanced Micro Devices, Inc. Adjustable threshold voltage conversion circuit
US5412603A (en) * 1994-05-06 1995-05-02 Texas Instruments Incorporated Method and circuitry for programming floating-gate memory cell using a single low-voltage supply
EP0757355B1 (en) * 1995-07-31 2000-04-19 STMicroelectronics S.r.l. Mixed parallel-dichotomic serial sensing method for sensing multiple-levels non-volatile memory cells, and sensing circuit actuating such method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100305032B1 (ko) * 1999-06-22 2001-11-01 윤종용 반도체 메모리 장치

Also Published As

Publication number Publication date
DE69735918D1 (de) 2006-06-29
EP0836196A3 (en) 1999-06-09
EP0836196B1 (en) 2006-05-24
EP0836196A2 (en) 1998-04-15
US5909397A (en) 1999-06-01
DE69735918T2 (de) 2007-01-11

Similar Documents

Publication Publication Date Title
JP3761815B2 (ja) フラッシュeepromのプログラミングおよび過剰消去訂正モードにおけるビット線漏れ電流を消滅させる回路の実現
US5696717A (en) Nonvolatile integrated circuit memory devices having adjustable erase/program threshold voltage verification capability
US6426898B1 (en) Method of reducing trapped holes induced by erase operations in the tunnel oxide of flash memory cells
US6031766A (en) Method and circuit for substrate current induced hot e-injection (SCIHE) approach for VT convergence at low Vcc voltage
US6252803B1 (en) Automatic program disturb with intelligent soft programming for flash cells
US5576992A (en) Extended-life method for soft-programming floating-gate memory cells
US6314027B1 (en) Flash memory device capable of preventing an over-erasure of flash memory cells and erase method thereof
JP3720859B2 (ja) 半導体集積回路メモリ装置
US5452248A (en) Method of operating a nonvolatile semiconductor memory device
EP0661718B1 (en) Method and circuit for flash-erasing EEPROMs
JP3845495B2 (ja) 非揮発性メモリ・アレイを消去する方法
JP2002544643A (ja) フラッシュメモリ用途のための傾斜付きまたは段階的ゲートチャネル消去
US6914827B2 (en) Flash memory device capable of preventing an over-erase of flash memory cells and erase method thereof
US5481494A (en) Method for tightening VT distribution of 5 volt-only flash EEPROMS
KR100924377B1 (ko) 높은 칼럼 누설이 존재하는 nor 플래쉬 메모리 셀들을위한 정확한 검증 장치 및 방법
US6285588B1 (en) Erase scheme to tighten the threshold voltage distribution of EEPROM flash memory cells
JPH10125099A (ja) フラッシュeepromの閾値電圧を検査および調整する方法とシステム
US5608672A (en) Correction method leading to a uniform threshold voltage distribution for a flash eprom
JP2735498B2 (ja) 不揮発性メモリ
KR100428784B1 (ko) 소거된 셀들의 문턱 전압 분포를 최소화할 수 있는불휘발성 반도체 메모리 장치의 소거 방법
US7599228B1 (en) Flash memory device having increased over-erase correction efficiency and robustness against device variations
JPH09180480A (ja) 不揮発性メモリデバイス用スナッププログラミング予調整手順
US6654285B1 (en) Method of matching core cell and reference cell source resistances
KR100655281B1 (ko) 플래시 메모리 셀들의 과소거를 방지할 수 있는 플래시메모리 장치 및 그것의 소거 방법
KR100521321B1 (ko) 플래시 메모리 장치의 소거 방법

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041008

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060104

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070625

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070629

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080507

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080919