DE69735918D1 - Verbesserungen bei oder in Bezug auf nichtflüchtige Speicheranordnungen - Google Patents

Verbesserungen bei oder in Bezug auf nichtflüchtige Speicheranordnungen

Info

Publication number
DE69735918D1
DE69735918D1 DE69735918T DE69735918T DE69735918D1 DE 69735918 D1 DE69735918 D1 DE 69735918D1 DE 69735918 T DE69735918 T DE 69735918T DE 69735918 T DE69735918 T DE 69735918T DE 69735918 D1 DE69735918 D1 DE 69735918D1
Authority
DE
Germany
Prior art keywords
cell
memory cells
control system
column
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69735918T
Other languages
English (en)
Other versions
DE69735918T2 (de
Inventor
Kemal T San
Cetin Kaya
Freidoon Mehrad
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of DE69735918D1 publication Critical patent/DE69735918D1/de
Application granted granted Critical
Publication of DE69735918T2 publication Critical patent/DE69735918T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3404Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells
    • G11C16/3409Circuits or methods to recover overerased nonvolatile memory cells detected during erase verification, usually by means of a "soft" programming step
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/14Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G11C16/16Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3404Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/34Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436Arrangements for verifying correct programming or erasure
    • G11C16/344Arrangements for verifying correct erasure or for detecting overerased cells
    • G11C16/3445Circuits or methods to verify correct erasure of nonvolatile memory cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • G11C29/50004Marginal testing, e.g. race, voltage or current testing of threshold voltage
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/81Threshold
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5006Current

Landscapes

  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Tests Of Electronic Circuits (AREA)
DE69735918T 1996-10-08 1997-10-08 Verbesserungen bei oder in Bezug auf nichtflüchtige Speicheranordnungen Expired - Lifetime DE69735918T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US2797196P 1996-10-08 1996-10-08
US27971P 2008-02-12

Publications (2)

Publication Number Publication Date
DE69735918D1 true DE69735918D1 (de) 2006-06-29
DE69735918T2 DE69735918T2 (de) 2007-01-11

Family

ID=21840832

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69735918T Expired - Lifetime DE69735918T2 (de) 1996-10-08 1997-10-08 Verbesserungen bei oder in Bezug auf nichtflüchtige Speicheranordnungen

Country Status (4)

Country Link
US (1) US5909397A (de)
EP (1) EP0836196B1 (de)
JP (1) JPH10125099A (de)
DE (1) DE69735918T2 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4229482B2 (ja) * 1997-10-24 2009-02-25 株式会社ルネサステクノロジ フラッシュメモリ内蔵マイクロコンピュータ
KR100305032B1 (ko) * 1999-06-22 2001-11-01 윤종용 반도체 메모리 장치
JP4138173B2 (ja) 1999-08-26 2008-08-20 株式会社ルネサステクノロジ 不揮発性半導体記憶装置およびその消去方法
US6128219A (en) * 1999-10-27 2000-10-03 Stmicroelectronics, S.R.L. Nonvolatile memory test structure and nonvolatile memory reliability test method
US6684173B2 (en) * 2001-10-09 2004-01-27 Micron Technology, Inc. System and method of testing non-volatile memory cells
US7345918B2 (en) 2005-08-31 2008-03-18 Micron Technology, Inc. Selective threshold voltage verification and compaction
US7986553B2 (en) * 2007-06-15 2011-07-26 Micron Technology, Inc. Programming of a solid state memory utilizing analog communication of bit patterns
US9711211B2 (en) 2015-10-29 2017-07-18 Sandisk Technologies Llc Dynamic threshold voltage compaction for non-volatile memory

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04222994A (ja) * 1990-12-26 1992-08-12 Mitsubishi Electric Corp 不揮発性半導体記憶装置
US5371706A (en) * 1992-08-20 1994-12-06 Texas Instruments Incorporated Circuit and method for sensing depletion of memory cells
US5428621A (en) * 1992-09-21 1995-06-27 Sundisk Corporation Latent defect handling in EEPROM devices
JPH06251593A (ja) * 1993-02-24 1994-09-09 Matsushita Electron Corp フラッシュメモリの消去あるいは書き込み制御方法
US5424991A (en) * 1993-04-01 1995-06-13 Cypress Semiconductor Corporation Floating gate nonvolatile memory with uniformly erased threshold voltage
US5335198A (en) * 1993-05-06 1994-08-02 Advanced Micro Devices, Inc. Flash EEPROM array with high endurance
US5521867A (en) * 1993-12-01 1996-05-28 Advanced Micro Devices, Inc. Adjustable threshold voltage conversion circuit
US5412603A (en) * 1994-05-06 1995-05-02 Texas Instruments Incorporated Method and circuitry for programming floating-gate memory cell using a single low-voltage supply
EP0757355B1 (de) * 1995-07-31 2000-04-19 STMicroelectronics S.r.l. Gemischtes serielles paralleles dichotomisches Leseverfahren für nichtflüchtige Mehrpegel-Speicherzellen und Leseschaltung mit Verwendung eines solchen Verfahrens

Also Published As

Publication number Publication date
JPH10125099A (ja) 1998-05-15
EP0836196B1 (de) 2006-05-24
US5909397A (en) 1999-06-01
EP0836196A2 (de) 1998-04-15
EP0836196A3 (de) 1999-06-09
DE69735918T2 (de) 2007-01-11

Similar Documents

Publication Publication Date Title
US6301161B1 (en) Programming flash memory analog storage using coarse-and-fine sequence
KR970706579A (ko) 아날로그 및 디지탈 저장을 위한 비휘발성 전기적 변환가능 반도체 메모리(non-volatile electrically alterable semiconductor memory for analog and digital storage)
EP0833348B1 (de) Verfahren und Vorrichtung zur Prüfung von mehrstufiger Programmierung von Schwebegatterspeicherzellen, insbesondere Flash-Zellen
KR910019061A (ko) Eeprom 메모리 어레이를 소거하기 위한 회로 및 방법
EP0370432A2 (de) Hocheschwindigkeitsdifferentialleseverstärker zur Verwendung mit Eintransistorspeicherzellen
TW328179B (en) Non-volatile semiconductor memory device
US6760267B2 (en) Segmented non-volatile memory array with multiple sources having improved source line decode circuitry
TW334568B (en) Erase method for page mode multiple bits-per-cell flash EEPROM
EP0880143A3 (de) Nichtflüchtige Speicheranordnung und Programmierverfahren
TW263562B (en) Wafer burn-in test circuit of a semiconductor memory device
KR930008414B1 (ko) 비휘발성 반도체 메모리장치
KR950702326A (ko) 비소멸성 메모리장치, 비소멸성 메모리셀 및 다수의 트랜지스터의 각각과 비소멸성 메모리셀의 스레솔드값의 조절방법(non-volatile memory device, non-volatile memory cell and method of adjusting the threshold value of the non-volatile memory cell and each of plural transistors)
EP0961289A3 (de) Flash-Speicher mit besserer Löschbarkeit und dessen Schaltung
EP0050005B1 (de) Halbleiterspeicher mit Programmierungszeit
EP0698889B1 (de) Speicheranordnung
TW368754B (en) An adjustable threshold voltage conversion circuit
DE69735918D1 (de) Verbesserungen bei oder in Bezug auf nichtflüchtige Speicheranordnungen
DE69411762D1 (de) Flash-EEPROM mit redundanter Speicherzellenmatrix
JPS5851568A (ja) 半導体装置
EP0828256A3 (de) Nichtflüchtige Halbleiterspeicheranordnung
US5734612A (en) Semiconductor memory device with a plurality of memory cells connected to bit lines and method of adjusting the same
EP0596198A3 (de) Flash-EPROM mit Löschprüfung und Architektur zum Adresszerhacken.
KR900013522A (ko) 반도체 불휘발성 기억장치와 그것을 사용한 정보처리시스템
KR910001773A (ko) 프로그래밍 전에 소거된 eeprom을 조절하기 위한 방법 및 회로
US4896298A (en) Read circuit for memory

Legal Events

Date Code Title Description
8364 No opposition during term of opposition