JPH085552Y2 - フラットパネルディスプレイ - Google Patents

フラットパネルディスプレイ

Info

Publication number
JPH085552Y2
JPH085552Y2 JP1988041397U JP4139788U JPH085552Y2 JP H085552 Y2 JPH085552 Y2 JP H085552Y2 JP 1988041397 U JP1988041397 U JP 1988041397U JP 4139788 U JP4139788 U JP 4139788U JP H085552 Y2 JPH085552 Y2 JP H085552Y2
Authority
JP
Japan
Prior art keywords
flat panel
panel display
input
terminals
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1988041397U
Other languages
English (en)
Japanese (ja)
Other versions
JPH01145131U (enExample
Inventor
誠 片瀬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP1988041397U priority Critical patent/JPH085552Y2/ja
Publication of JPH01145131U publication Critical patent/JPH01145131U/ja
Application granted granted Critical
Publication of JPH085552Y2 publication Critical patent/JPH085552Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)
  • Wire Bonding (AREA)
JP1988041397U 1988-03-29 1988-03-29 フラットパネルディスプレイ Expired - Lifetime JPH085552Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1988041397U JPH085552Y2 (ja) 1988-03-29 1988-03-29 フラットパネルディスプレイ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988041397U JPH085552Y2 (ja) 1988-03-29 1988-03-29 フラットパネルディスプレイ

Publications (2)

Publication Number Publication Date
JPH01145131U JPH01145131U (enExample) 1989-10-05
JPH085552Y2 true JPH085552Y2 (ja) 1996-02-14

Family

ID=31267832

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988041397U Expired - Lifetime JPH085552Y2 (ja) 1988-03-29 1988-03-29 フラットパネルディスプレイ

Country Status (1)

Country Link
JP (1) JPH085552Y2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2528055Y2 (ja) * 1991-08-22 1997-03-05 三洋電機株式会社 液晶表示装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6294970A (ja) * 1985-10-21 1987-05-01 Sharp Corp フイルムキヤリアｌｓｉ

Also Published As

Publication number Publication date
JPH01145131U (enExample) 1989-10-05

Similar Documents

Publication Publication Date Title
US6300997B1 (en) Liquid crystal display device having an IC chip mounted on a narrow film wiring board
CN109616480A (zh) 一种显示面板及显示装置
US5235451A (en) Liquid crystal display module
WO2022000619A1 (zh) 显示面板及显示装置
JP2753549B2 (ja) 液晶表示デバイス
WO2019210660A1 (zh) 显示面板和显示装置
JP2005203745A (ja) 駆動チップ及びこれを有する表示装置
JPH0611721A (ja) 液晶パネルの実装構造および実装方法
JPH05100240A (ja) 液晶表示装置の実装構造
JPH085552Y2 (ja) フラットパネルディスプレイ
JP3254230B2 (ja) 液晶ディスプレイパネルの配線構造
JPH0836189A (ja) 液晶表示モジュール
JP3150334B2 (ja) 液晶パネル
JP2510754Y2 (ja) 液晶装置
CN105116578A (zh) 驱动器芯片结构及液晶显示装置
US5654730A (en) Liquid crystal display device
JPH11307902A (ja) 回路基板
JP2674033B2 (ja) 液晶装置
TWI392948B (zh) 主動元件陣列基板
JPH02287434A (ja) 液晶装置
JPH07263485A (ja) Ｉｃチップおよびそれと基板との接続構造
CN118156270B (zh) 一种薄膜覆晶接合封装电路连接结构及其制造方法
JP3224848B2 (ja) 液晶表示装置
TW546514B (en) Liquid crystal display module structure
KR100524484B1 (ko) 엘시디 모듈