JPH0586673B2 - - Google Patents
Info
- Publication number
- JPH0586673B2 JPH0586673B2 JP58179647A JP17964783A JPH0586673B2 JP H0586673 B2 JPH0586673 B2 JP H0586673B2 JP 58179647 A JP58179647 A JP 58179647A JP 17964783 A JP17964783 A JP 17964783A JP H0586673 B2 JPH0586673 B2 JP H0586673B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- gate electrode
- recess
- substrate
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/025—Manufacture or treatment forming recessed gates, e.g. by using local oxidation
- H10D64/027—Manufacture or treatment forming recessed gates, e.g. by using local oxidation by etching at gate locations
Landscapes
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58179647A JPS6070766A (ja) | 1983-09-26 | 1983-09-26 | 半導体装置の製造方法 |
US06/627,470 US4710790A (en) | 1983-09-26 | 1984-07-03 | MOS transistor |
DE3426306A DE3426306A1 (de) | 1983-09-26 | 1984-07-17 | Mos-transistor und verfahren zu seiner herstellung |
DE3448122A DE3448122C2 (en, 2012) | 1983-09-26 | 1984-07-17 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58179647A JPS6070766A (ja) | 1983-09-26 | 1983-09-26 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6070766A JPS6070766A (ja) | 1985-04-22 |
JPH0586673B2 true JPH0586673B2 (en, 2012) | 1993-12-13 |
Family
ID=16069422
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58179647A Granted JPS6070766A (ja) | 1983-09-26 | 1983-09-26 | 半導体装置の製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US4710790A (en, 2012) |
JP (1) | JPS6070766A (en, 2012) |
DE (2) | DE3448122C2 (en, 2012) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4835584A (en) * | 1986-11-27 | 1989-05-30 | American Telephone And Telegraph Company, At&T Bell Laboratories | Trench transistor |
JPH0640583B2 (ja) * | 1987-07-16 | 1994-05-25 | 株式会社東芝 | 半導体装置の製造方法 |
FR2635408B1 (fr) * | 1988-08-11 | 1992-04-10 | Sgs Thomson Microelectronics | Memoire de type eprom a haute densite d'integration |
FR2635411A1 (fr) * | 1988-08-11 | 1990-02-16 | Sgs Thomson Microelectronics | Memoire de type eprom a haute densite d'integration avec une organisation en damier, un facteur de couplage ameliore et une possibilite de redondance |
FR2635409B1 (fr) * | 1988-08-11 | 1991-08-02 | Sgs Thomson Microelectronics | Memoire de type eprom a haute densite d'integration possedant un facteur de couplage eleve, et son procede de fabrication |
JPH0294477A (ja) * | 1988-09-30 | 1990-04-05 | Toshiba Corp | 半導体装置及びその製造方法 |
US5726463A (en) * | 1992-08-07 | 1998-03-10 | General Electric Company | Silicon carbide MOSFET having self-aligned gate structure |
US5929476A (en) | 1996-06-21 | 1999-07-27 | Prall; Kirk | Semiconductor-on-insulator transistor and memory circuitry employing semiconductor-on-insulator transistors |
US5763310A (en) * | 1996-10-08 | 1998-06-09 | Advanced Micro Devices, Inc. | Integrated circuit employing simultaneously formed isolation and transistor trenches |
US6100146A (en) * | 1996-10-30 | 2000-08-08 | Advanced Micro Devices, Inc. | Method of forming trench transistor with insulative spacers |
US6500744B2 (en) * | 1999-09-02 | 2002-12-31 | Micron Technology, Inc. | Methods of forming DRAM assemblies, transistor devices, and openings in substrates |
US6826232B2 (en) | 1999-12-20 | 2004-11-30 | Koninklijke Philips Electronics N.V. | Fine granular scalable video with embedded DCT coding of the enhancement layer |
US6355944B1 (en) * | 1999-12-21 | 2002-03-12 | Philips Electronics North America Corporation | Silicon carbide LMOSFET with gate reach-through protection |
US6838722B2 (en) | 2002-03-22 | 2005-01-04 | Siliconix Incorporated | Structures of and methods of fabricating trench-gated MIS devices |
JP5344477B2 (ja) * | 2009-08-28 | 2013-11-20 | 独立行政法人産業技術総合研究所 | リセスゲート構造を有する絶縁ゲート型炭化珪素ラテラル電界効果トランジスタ |
US9425305B2 (en) | 2009-10-20 | 2016-08-23 | Vishay-Siliconix | Structures of and methods of fabricating split gate MIS devices |
CN102859699B (zh) | 2010-03-02 | 2016-01-06 | 维西埃-硅化物公司 | 制造双栅极装置的结构和方法 |
CN103688363B (zh) | 2011-05-18 | 2017-08-04 | 威世硅尼克斯公司 | 半导体器件 |
US11217541B2 (en) | 2019-05-08 | 2022-01-04 | Vishay-Siliconix, LLC | Transistors with electrically active chip seal ring and methods of manufacture |
US11218144B2 (en) | 2019-09-12 | 2022-01-04 | Vishay-Siliconix, LLC | Semiconductor device with multiple independent gates |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5126477A (ja) * | 1974-08-29 | 1976-03-04 | Mitsubishi Electric Corp | Zetsuengeetogatadenkaikokatoranjisuta |
JPS51118383A (en) * | 1975-04-10 | 1976-10-18 | Matsushita Electric Ind Co Ltd | Manufacturing process for mos type semiconductor unit |
US4243997A (en) * | 1976-03-25 | 1981-01-06 | Tokyo Shibaura Electric Co., Ltd. | Semiconductor device |
US4252579A (en) * | 1979-05-07 | 1981-02-24 | International Business Machines Corporation | Method for making single electrode U-MOSFET random access memory utilizing reactive ion etching and polycrystalline deposition |
-
1983
- 1983-09-26 JP JP58179647A patent/JPS6070766A/ja active Granted
-
1984
- 1984-07-03 US US06/627,470 patent/US4710790A/en not_active Expired - Fee Related
- 1984-07-17 DE DE3448122A patent/DE3448122C2/de not_active Expired - Fee Related
- 1984-07-17 DE DE3426306A patent/DE3426306A1/de active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6070766A (ja) | 1985-04-22 |
DE3448122C2 (en, 2012) | 1993-09-09 |
DE3426306A1 (de) | 1985-04-11 |
DE3426306C2 (en, 2012) | 1987-11-26 |
US4710790A (en) | 1987-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6410959B2 (en) | Method of fabricating semiconductor device | |
KR100227766B1 (ko) | 반도체 장치 및 그 제조 방법 | |
JP3157357B2 (ja) | 半導体装置 | |
JPH0586673B2 (en, 2012) | ||
KR920006851B1 (ko) | 반도체 집적회로 장치 및 그 제조방법 | |
KR100526366B1 (ko) | 반도체 장치와 그 제조 방법 | |
JP3965027B2 (ja) | トレンチ底部に厚いポリシリコン絶縁層を有するトレンチゲート型misデバイスの製造方法 | |
JPH07249770A (ja) | 半導体装置及びその製造方法 | |
JP2002016080A (ja) | トレンチゲート型mosfetの製造方法 | |
US6847086B2 (en) | Semiconductor device and method of forming the same | |
US6744113B2 (en) | Semiconductor device with element isolation using impurity-doped insulator and oxynitride film | |
US5716886A (en) | Method of fabricating a high voltage metal-oxide semiconductor (MOS) device | |
US7413954B2 (en) | Insulated gate semiconductor device and manufacturing method of the same | |
JPH07153952A (ja) | 半導体装置及びその製造方法 | |
JPS5978576A (ja) | 半導体装置およびその製造方法 | |
JP2729422B2 (ja) | 半導体装置 | |
JPH098135A (ja) | 半導体装置の製造方法 | |
US5620911A (en) | Method for fabricating a metal field effect transistor having a recessed gate | |
JPH06177239A (ja) | トレンチ素子分離構造の製造方法 | |
JP3001588B2 (ja) | 半導体装置およびその製造方法 | |
JP3123598B2 (ja) | Lsi及びその製造方法 | |
JPH06244415A (ja) | 半導体装置およびその製造方法 | |
JP2001203348A (ja) | 半導体装置及びその製造方法 | |
KR19990081274A (ko) | 트렌치 게이트 구조를 갖는 전력 반도체장치의제조방법 | |
JPH11354650A (ja) | 半導体装置およびその製造方法 |